FAN5069(2005) Ver la hoja de datos (PDF) - Fairchild Semiconductor
Número de pieza
componentes Descripción
Fabricante
FAN5069 Datasheet PDF : 20 Pages
| |||
Pin Assignment
FBLDO
R (T )
ILIM
SS
COMP
FB
EN
AGND
Top View
1
16 GLDO
2
15 VCC
3
14 R(RAMP)
4
13
FAN5069
5
12
LDRV
PGND
6
11 BOOT
7
10 HDRV
8
9 SW
16-Lead TSSOP
Figure 2. Pin Assignment
Pin Description
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Pin Name
Pin Description
FBLDO
R(T)
LDO Feedback. This node is regulated to VREF.
Oscillator Set Resistor. This pin provides oscillator switching frequency adjustment. By placing
a resistor (RT) from this pin to GND, the nominal 200kHz switching frequency is increased.
ILIM
Current Limit. A resistor from this pin to GND sets the current limit.
SS
Soft-Start. A capacitor from this pin to GND programs the slew rate of the converter and the LDO
during initialization. It also sets the time by which the converter will delay when restarting after a
fault occurs. SS has to reach 1.2V before fault shut-down feature is enabled. The LDO is enabled
when SS reaches 2.2V.
COMP
COMP. The output of the error amplifier drives this pin.
FB
Feedback. This pin is the inverting input of the internal error amplifier. Use this pin, in combina-
tion with the COMP pin, to compensate the feedback loop of the converter.
EN
Enable. Enables operation when pulled to logic high. Toggling EN will also reset the regulator
after a latched fault condition. This is a CMOS input whose state is indeterminate if left open and
hence needs to be properly biased at all times.
AGND
Analog Ground. The signal ground for the IC. All internal control voltages are referred to this pin.
Tie this pin to the ground island/plane through the lowest impedance connection available.
SW
Switching Node. Return for the high-side MOSFET driver and a current sense input. Connect to
source of high-side MOSFET and drain of low-side MOSFET.
HDRV
High-Side Gate Drive Output. Connect to the gate of the high-side power MOSFETs. This pin is
also monitored by the adaptive shoot-through protection circuitry to determine when the high-side
MOSFET is turned off.
BOOT
Bootstrap Supply Input. Provides a boosted voltage to the high-side MOSFET driver. Connect
to bootstrap capacitor as shown in Figure 1.
PGND
Power Ground. The return for the low-side MOSFET driver. Connect to source of low-side MOS-
FET.
LDRV
Low-Side Gate Drive Output. Connect to the gate of the low-side power MOSFETs. This pin is
also monitored by the adaptive shoot-through protection circuitry to determine when the lower
MOSFET is turned off.
R(RAMP) Ramp Resistor. A resistor from this pin to VIN sets the ramp amplitude and provides voltage
feed-forward.
VCC
VCC. Provides bias power to the IC and the drive voltage for LDRV. Bypass with a ceramic
capacitor as close to this pin as possible. This pin has a shunt regulator which will draw current
when the input voltage is above 5.6V.
GLDO
Gate Drive for the LDO. Turned off (low) until SS is greater than 2.2V.
FAN5069 Rev. 1.1.0
3
www.fairchildsemi.com
Share Link: 