DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

EL6205 Ver la hoja de datos (PDF) - Intersil

Número de pieza
componentes Descripción
Fabricante
EL6205
Intersil
Intersil Intersil
EL6205 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
EL6205
Also important is circuit-board layout. At the EL6205's
operating frequencies, even the ground plane is not low-
impedance. High frequency current will create voltage drops
in the ground plane. Figure 3 shows the output current loop.
RFREQ
RAMP
Supply
Bypass
Sourcing Current Loop
GND
(8-Pin
Package)
LOAD
FIGURE 3. OUTPUT CURRENT LOOP
For the current loop, the current flows through the supply
bypass-capacitor. The ground end of the bypass thus should
be connected directly to the EL6205 ground pin and laser
ground. A long ground return path will cause the bypass
capacitor currents to generate voltage drops in the ground
plane of the circuit board, and other components (such as
RFREQ) will pick this up as an interfering signal. Similarly,
the ground return of the load should be considered, as noisy
and other grounded components should not connect to this
path. Slotting the ground plane around the load's return will
reduce adjacent grounded components from seeing the
noise.
Power Dissipation
It is important to calculate the maximum junction
temperature for the application to determine if the conditions
need to be modified for the oscillator to remain in the safe
operating area.
The maximum power dissipation allowed in a package is
determined according to:
PDMAX = T----J---M-----A----X--Θ-----J---A-T----A----M-----A---X--
where:
PDMAX = Maximum power dissipation in the package
TJMAX = Maximum junction temperature
TAMAX = Maximum ambient temperature
θJA = Thermal resistance of the package
The supply current of the EL6205 depends on the peak-to-
peak output current and the operating frequency which are
determined by resistor RFREQ. The supply current can be
predicted approximately by the following equations:
ISUP1
=
3----5----m-----A------×----1----k------- + 0.5mA
RFREQ
ISUP2 = 50 × IIN × 0.5
The power dissipation can be calculated from the following
equation:
PD = VSUP × ISUP1 + (VSUP - VLAS ) × ISUP2
Here, VSUP is the supply voltage and VLAS is the average
voltage of the laser diode. Figure 4 provides a convenient
way to see if the device may overheat. The maximum safe
power dissipation can be found graphically, based on the
ambient temperature and JEDEC standard single layer PCB.
For flex circuits, the θJA could be higher. By using the
previous equation, it is possible to estimate if PD exceeds
the device's power derating curve. To ensure proper
operation, it is important to observe the recommended
derating curve shown in Figure 4.
JEDEC JESD51-7 HIGH EFFECTIVE
THERMAL CONDUCTIVITY TEST BOARD
0.5
0.45
0.4 435mW
0.35
SOT23-5/6
0.3
θJA=230°C/W
0.25
0.2
0.15
0.1
0.05
0
0
25 50 75 85 100 125 150
AMBIENT TEMPERATURE (°C)
JEDEC JESD51-3 LOW EFFECTIVE
THERMAL CONDUCTIVITY TEST BOARD
0.45
0.4 391mW
0.35
0.3
0.25
0.2
θJA =S25O6T°2C3/W-5-6
0.15
0.1
0.05
0
0
25 50 75 85 100 125 150
AMBIENT TEMPERATURE (°C)
FIGURE 4. PACKAGE POWER DISSIPATION vs
AMBIENT TEMPERATURE
7

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]