DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

DS1846 Ver la hoja de datos (PDF) - Maxim Integrated

Número de pieza
componentes Descripción
Fabricante
DS1846 Datasheet PDF : 18 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
PIN DESCRIPTIONS
DS1846
VCC—Power-Supply Terminal. The DS1846 will support supply voltages ranging from +4.5V to +5.5V.
GND—Ground Terminal
SDA—2-Wire Serial Data Interface. The serial data pin is for serial data transfer to and from the
DS1846. The pin is open drain and can be wire-ORed with other open-drain or open-collector interfaces.
SCL—2-Wire Serial Clock Interface. The serial clock input is used to clock data into the DS1846 on
rising edges and clock data out on falling edges.
WP—Write Protect. WP must be connected to GND before either the data in memory or potentiometer
wiper settings may be changed. WP is pulled high internally and must be either left open or connected to
VCC if write protection is desired.
A0—Address Input. This input pin specifies the address of the device when used in a multidropped
configuration. As many as two DS1846s may be addressed on a single 2-wire bus.
H0, H1, H2—High-End Terminals of the Potentiometers. For the three potentiometers, it is not
required that these terminals be connected to a potential greater than the low-end terminal of the
potentiometer. Voltage applied to the high end of the potentiometers cannot exceed the power-supply
voltage, VCC, or go below ground.
L0, L1, L2—Low-End Terminals of the Potentiometers. It is not required that these terminals be
connected to a potential less than the high-end terminals of the pot. Voltage applied to the low end of the
potentiometers cannot exceed the power-supply voltage, VCC, or go below ground.
W0, W1, W2Wipers of the Potentiometers. These pins are the wiper terminals of the potentiometers.
Three bytes in EEPROM memory locations F8h, F9h, and FAh determine each wiper’s setting. Voltage
applied to either wiper terminal cannot exceed the power-supply voltage, VCC, or go below ground.
PBRST Pushbutton Reset. This input pin is active low. It acts as the pushbutton reset pin for the
MicroMonitor. Pushbutton reset is pulled high internally.
NMI —Nonmaskable Interrupt. Active-low signal that is generated to provide for an early power-fail
warning.
IN—NMI Voltage Input. An input voltage below VTP on this input forces the NMI output low. This can
be used with a voltage-divider to set a secondary voltage monitoring level. (See Figure 4.)
RST —Active-Low Reset Output. This signal provides an output that can be used to reset a
microprocessor.
RST—Active-High Reset Output. This signal provides an output that can be used to reset a
microprocessor.
3 of 18

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]