HV57708PG Ver la hoja de datos (PDF) - Supertex Inc
Número de pieza
componentes Descripción
Fabricante
HV57708PG Datasheet PDF : 5 Pages
| |||
HV57708
Electrical Characteristics (over recommended operating conditions unless noted, TA=-40°C to +85°C)
DC Characteristics
Symbol
IDD
IPP
Parameter
VDD supply current
High voltage supply current
Min
Max
Units Conditions
15
mA
VDD = VDD max
fCLK = 8MHz
100
µA Outputs high
100
µA Outputs low
IDDQ
Quiescent VDD supply current
VOH
High-level output
HVOUT
Data out
VOL
Low-level output
HVOUT
Data out
IIH
High-level logic input current
IIL
Low-level logic input current
VOC
High voltage clamp diode
100
µA
All VIN = VDD
65
V
IO= -15mA, VPP = 80V
VDD - 0.5
V
IO= -100µA
7
V
IO = 12mA, VPP = 80V
0.5
V
IO= 100µA
1
µA
VIH = VDD
-1
µA
VIL = 0V
1
V
IOC = 1mA
AC Characteristics (TA = 85°C max. Logic signal inputs and Data inputs have tr, tf ≤ 5ns [10% and 90% points])
Symbol
Parameter
Min
Max
Units Conditions
fCLK
Clock frequency
8
MHz Per Register
tWL,tWH
Clock width high or low
62
ns
tSU
Data set-up time before clock rises
10
ns
tH
Data hold time after clock rises
15
ns
tON, tOFF
Time from latch enable to HVOUT
500
ns CL = 15pF
tDHL
Delay time clock to data high to low
70
ns CL = 15pF
tDLH
Delay time clock to data low to high
70
ns CL = 15pF
tDLE*
Delay time clock to LE low to high
25
ns
tWLE
Width of LE pulse
25
ns
tSLE
LE set-up time before clock rises
0
ns
* tDLE is not required but is recommended to produce stable HV outputs and thus minimize power dissipation and current spikes (allows internal SR output to stabilize).
Recommended Operating Conditions
Symbol
VDD
VPP
VIH
VIL
fCLK
TA
Parameter
Logic supply voltage
Output voltage
High-level input voltage
Low-level input voltage
Clock frequency per register
Operating free-air temperature
Plastic
Ceramic
Note: Power-up sequence should be the following:
1. Connect ground.
2. Apply VDD.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply VPP.
5. The VPP should not drop below VDD or float during operation.
Power-down sequence should be the reverse of the above.
Min
4.5
8
VDD -0.5V
0
-40
-55
Max
5.5
80
0.5
8
+85
+125
Units
V
V
V
V
MHz
°C
2
Share Link: 