HY62256ALLJ-70 Ver la hoja de datos (PDF) - Hyundai Micro Electronics
Número de pieza
componentes Descripción
Fabricante
HY62256ALLJ-70 Datasheet PDF : 14 Pages
| |||
-sram/62256alt1
http://www.hea.com/hean2/sram/62256alt1.htm
WRITE CYCLE 2 (/OE Low Fixed)
Notes (WRlTE CYCLE):
1. A write occurs during the overlap of a low /CS and a low /WE. A write begins at
the latest transition among /CS going low and /WE going low: A write ends at
the earliest transition among /CS going high and /WE going high. tWP is
measured from the beginning of write to the end of write.
2. tcw is measured from the later of /CS going low to the end of write .
3. tAS is measured from the address valid to the beginning of write.
4. tWR is measured from the end of write to the address change. tWR is applied in
case a write ends as /CS, or /WE going high.
5. If /OE and /WE are in the read mode during this period, and the I/O pins are in
the output low-Z state, input of opposite phase of the output must not be applied
because bus contention can occur.
6. If /CS goes low simultaneously with /WE going low, or after /WE going low,
the outputs remain in high impedance state.
7. DOUT is the same phase of latest written data in this write cycle.
8. DOUT is the read data of the new address.
2 of 3
22/10/97 12:35
Share Link: 