CY7C1347F Ver la hoja de datos (PDF) - Cypress Semiconductor

Número de pieza

componentes Descripción

Fabricante

CY7C1347F

4-Mbit (128K x 36) Pipelined Sync SRAM

Cypress Semiconductor 

Switching Waveforms

Read Cycle Timing[17]

tCYC

CY7C1347F

CLK

ADSP

ADSC

ADDRESS

GW, BWE,

BW[A:D]

CE

ADV

OE

Data Out (Q)

tCH tCL

t

ADS

tADH

tADS tADH

tAS tAH

A1

A2

tWES tWEH

A3

Burst continued with

new base address

tCES tCEH

Deselect

cycle

tADVS tADVH

tCLZ

High-Z

tCO

tOEHZ

Q(A1)

Single READ

ADV

suspends

burst.

tOEV

tCO

tOELZ

tDOH

Q(A2) Q(A2 + 1)

Q(A2 + 2)

Q(A2 + 3)

BURST READ

tCHZ

Q(A2) Q(A2 + 1)

Burst wraps around

to its initial state

DON’T CARE UNDEFINED

Notes:

17. On this diagram when CE is LOW, CE1 is LOW, CE2 is HIGH and CE3 is LOW. When CE is HIGH,CE1 is HIGH or CE2 is LOW or CE3is HIGH.

18. Full width write can be initiated by either GW LOW, or by GW HIGH, BWE LOW and BW[A:D] LOW.

Document #: 38-05213 Rev. *D

Page 11 of 19

Share Link: