CY7C1316AV18 Ver la hoja de datos (PDF) - Cypress Semiconductor

Número de pieza

componentes Descripción

Fabricante

CY7C1316AV18

18-Mbit DDR-II SRAM 2-Word Burst Architecture

Cypress Semiconductor 

CY7C1316AV18

CY7C1318AV18

CY7C1320AV18

Logic Block Diagram (CY7C1318AV18)

Burst

A0

Logic

20 19

A(19:0)

A(19:1)

LD

Address

Register

K

K

DOFF

CLK

Gen.

Write

Reg

Write

Reg

1M x 18 Array

Read Data Reg.

VREF

R/W

BWS[1:0]

Control

Logic

36 18

18

Output

R/W

Logic

Control

C

C

Reg.

Reg.

Reg.

18

18

18

CQ

CQ

DQ[17:0]

Logic Block Diagram (CY7C1320AV18)

Burst

A0

Logic

19 18

A(18:0)

A(18:1)

LD

Address

Register

K

K

DOFF

CLK

Gen.

Write

Reg

Write

Reg

512K x 36 Array

Read Data Reg.

VREF

R/W

BWS[3:0]

Control

Logic

144 72

72

36

Output

R/W

Logic

Control

C

C

Reg.

36

Reg.

Reg.

36

36

CQ

CQ

DQ[35:0]

Selection Guide

Maximum Operating Frequency

Maximum Operating Current

250 MHz

250

800

200 MHz

200

750

167 MHz

167

700

Unit

MHz

mA

Document #: 38-05499 Rev. *B

Page 2 of 20

Share Link: