CY14B101I(2012) Ver la hoja de datos (PDF) - Cypress Semiconductor

Número de pieza

componentes Descripción

Fabricante

CY14B101I
(Rev.:2012)

1-Mbit (128 K × 8) Serial (I2C) nvSRAM with Real Time Clock

Cypress Semiconductor 

CY14C101I

CY14B101I

PRELIMINARY

CY14E101I

1-Mbit (128 K × 8) Serial (I2C) nvSRAM

with Real Time Clock

1-Mbit (128 K × 8) Serial (I2C) nvSRAM with Real Time Clock

Features

■ 1-Mbit nonvolatile static random access memory (nvSRAM)

❐ Internally organized as 128 K × 8

❐ STORE to QuantumTrap nonvolatile elements initiated

automatically on power-down (AutoStore) or by using I2C

command (Software STORE) or HSB pin (Hardware STORE)

❐ RECALL to SRAM initiated on power-up (Power-Up

RECALL) or by I2C command (Software RECALL)

❐ Automatic STORE on power-down with a small capacitor

■ High reliability

❐ Infinite read, write, and RECALL cycles

❐ 1 million STORE cycles to QuantumTrap

❐ Data retention: 20 years at 85C

■ Real Time Clock (RTC)

❐ Full-featured RTC

❐ Watchdog timer

❐ Clock alarm with programmable interrupts

❐ Backup power fail indication

❐ Square wave output with programmable frequency (1 Hz,

512 Hz, 4096 Hz, 32.768 kHz)

❐ Capacitor or battery backup for RTC

❐ Backup current of 0.45 µA (typical)

■ High-speed I2C interface

❐ Industry standard 100 kHz and 400 kHz speed

❐ Fast mode Plus: 1 MHz speed

❐ High speed: 3.4 MHz

❐ Zero cycle delay reads and writes

■ Write protection

❐ Hardware protection using Write Protect (WP) pin

❐ Software block protection for 1/4, 1/2, or entire array

■ I2C access to special functions

❐ Nonvolatile STORE/RECALL

❐ 8-byte serial number

❐ Manufacturer ID and Product ID

❐ Sleep mode

■ Low power consumption

❐ Average active current of 1 mA at 3.4 MHz operation

❐ Average standby mode current of 250 µA

❐ Sleep mode current of 8 µA

■ Industry standard configurations

❐ Operating voltages:

• CY14C101I: VCC = 2.4 V to 2.6 V

• CY14B101I: VCC = 2.7 V to 3.6 V

• CY14E101I: VCC = 4.5 V to 5.5 V

❐ Industrial temperature

❐ 16-pin small outline integrated circuit (SOIC) package

❐ Restriction of hazardous substances (RoHS) compliant

Overview

The Cypress CY14C101I/CY14B101I/CY14E101I combines a

1-Mbit nvSRAM[1] with a full-featured RTC in a monolithic

integrated circuit with serial I2C interface. The memory is

organized as 128 K words of 8 bits each. The embedded

nonvolatile elements incorporate the QuantumTrap technology,

creating the world’s most reliable nonvolatile memory. The

SRAM provides infinite read and write cycles, while the

QuantumTrap cells provide highly reliable nonvolatile storage of

data. Data transfers from SRAM to the nonvolatile elements

(STORE operation) takes place automatically at power-down.

On power-up, data is restored to the SRAM from the nonvolatile

memory (RECALL operation). The STORE and RECALL

operations can also be initiated by the user through I2C

commands.

Logic Block Diagram

SDA

SCL

A2, A1

WP

VCC VCAP VRTCcap VRTCbat

Power Control

Block

Sleep

Serial Number

8x8

Manufacturer ID /

Product ID

Memory Control Register

Command Register

2

I C Control Logic

Slave Address

Decoder

Control Registers Slave

Memory Slave

RTC Slave

Memory

Address and Data

Control

Quantum Trap

128 K x 8

SRAM

128 K x 8

STORE

RECALL

X in

INT/SQW

Xout

RTC Control Logic

Registers

Counters

Note

1. Serial (I2C) nvSRAM will be referred to as nvSRAM throughout the datasheet.

Cypress Semiconductor Corporation • 198 Champion Court

Document Number: 001-54391 Rev. *G

• San Jose, CA 95134-1709 • 408-943-2600

Revised July 24, 2012

Share Link: