CXA3086 Ver la hoja de datos (PDF) - Sony Semiconductor
Número de pieza
componentes Descripción
Fabricante
CXA3086 Datasheet PDF : 30 Pages
| |||
CXA3086Q
Electrical Characteristics
(DVCC1, 2, AVCC, DGND3 = +5V, DGND1, 2, AGND, DVEE3 = 0V, VRT = 4V, VRB = 2V, Ta = 25°C)
Item
Symbol
Conditions
Min.
Typ.
Max. Unit
Resolution
6
bits
DC characteristics
Integral linearity error
EIL
Differential linearity error EDL
VIN = 2Vp-p, Fc = 5MSPS
±0.2 LSB
±0.2 LSB
Analog input
Analog input capacitance CIN
Analog input resistance RIN
Analog input current
IIN
VIN = +3.0V + 0.07Vrms
16
0
7
pF
150
kΩ
125
µA
Reference input
Reference resistance
Reference current
Residual resistance r1
r2
Rref∗3
Iref∗4
r1
r2
160
225
308
Ω
6.5
9.0
12.5 mA
3.0
4.2
5.7
Ω
3.0
4.2
5.7
Ω
Digital input (ECL, PECL)
Digital input voltage: High VIH
: Low VIL
Threshold voltage
VTH
Digital input current : High IIH
: Low IIL
Digital input capacitance
VIH = DGND3 – 0.8V
VIL = DGND3 – 1.6V
DGND3 – 1.05
DGND3 – 0.5 V
DGND3 – 3.2
DGND3 – 1.4 V
DGND3 – 1.2
V
–50
+50
µA
–75
0
µA
5
pF
Digital input (TTL)
Digital input voltage: High VIH
: Low VIL
Threshold voltage
VTH
Digital input current : High IIH
: Low IIL
Digital input capacitance
VIH = 3.5V
VIL = 0.2V
2.0
V
0.8
V
1.5
V
–50
0
µA
–500
0
µA
5
pF
Digital output (TTL)
Digital output voltage : High VOH
IOH = –2mA
2.4
: Low VOL
IOL = 1mA
Leak current during output off IOZ
Power saving mode
–15
V
0.5
V
70
µA
Switching characteristics
Maximum conversion rate
Aperture jitter
Sampling delay
Clock high pulse width
Clock low pulse width
RESET Signal setup time
RESET Signal hold time
CLKOUT output delay
Data output delay
Output rise time
Output fall time
Fc
Taj
Tds
Tpw1
Tpw0
T_rs
T_rh
Td_clk
Tdo1
Tdo2
Tr
Tf
DMUX mode
140
3
CLK
2.9
CLK
2.9
RESETN – CLK
3.5
RESETN – CLK
0
(CL = 5pF) 4.5
DMUX mode (CL = 5pF) T∗5
(CL = 5pF) 6.5
0.8 to 2.0V
(CL = 5pF)
0.8 to 2.0V
(CL = 5pF)
10
4.5
7
T+1
8
2
2
6
8
T+2
10
MSPS
ps
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
∗ These characteristics are for PECL input, unless otherwise specified.
–7–
Share Link: 