CDP1802AC/3 Ver la hoja de datos (PDF) - Intersil

Número de pieza

componentes Descripción

Fabricante

CDP1802AC/3

High-Reliability CMOS 8-Bit Microprocessor

Intersil 

CDP1802AC/3

Machine Cycle Timing Waveforms (Propagation Delays Not Shown)

0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 70

CLOCK

TPA

TPB

MACHINE

CYCLE

CYCLE n

CYCLE (n + 1)

CYCLE (n + 2)

MA

HIGH ADD

LOW ADDRESS

HIGH ADD

LOW ADDRESS

HIGH ADD

LOW ADDRESS

FIGURE 3. GENERAL TIMING WAVEFORMS

INSTRUCTION

MRD

FETCH (S0)

MEMORY READ CYCLE

EXECUTE (S1)

NON MEMORY CYCLE

FETCH (S0)

MEMORY READ CYCLE

MWR (HIGH)

MEMORY

OUTPUT

ALLOWABLE MEMORY ACCESS

VALID OUTPUT

“DON’T CARE” OR INTERNAL DELAYS

HIGH IMPEDANCE STATE

FIGURE 4. NON-MEMORY CYCLE TIMING WAVEFORMS

EXECUTE

VALID

OUTPUT

INSTRUCTION

MRD

MWR

FETCH (S0)

MEMORY READ CYCLE

EXECUTE (S1)

MEMORY WRITE CYCLE

FETCH (S0)

MEMORY READ CYCLE

EXECUTE

MEMORY

OUTPUT

CPU OUTPUT

TO MEMORY

ALLOWABLE MEMORY ACCESS

OFF

VALID OUTPUT

VALID DATA

“DON’T CARE” OR INTERNAL DELAYS

OFF

HIGH IMPEDANCE STATE

FIGURE 5. MEMORY WRITE CYCLE TIMING WAVEFORMS

VALID

OUTPUT

VALID

FN1441 Rev 3.00

October 17, 2008

Page 9 of 27

Share Link: