DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CDP1802AC/3 Ver la hoja de datos (PDF) - Intersil

Número de pieza
componentes Descripción
Fabricante
CDP1802AC/3 Datasheet PDF : 27 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CDP1802AC/3
Static Electrical Specifications All Limits are 100% Tested. Parameters with MIN and/or MAX limits are 100% tested at +25°C,
unless otherwise specified. Temperature limits established by characterization and are not
production tested. (Continued)
CONDITIONS
-55°C, +25°C
+125°C
PARAMETER
VOUT
VIN,
(V)
(V)
VCC, VDD
(V)
(Note 4)
MIN
MAX
MIN
MAX UNITS
Output Voltage High-Level, VOH
Input Low Voltage, VIL
Input High Voltage, VIH
Input Leakage Current, IIN
-
0, 5
0.5, 4.5
-
0.5, 4.5
-
Any
0, 5
Input
5
4.9
-
4.8
-
V
5
-
1.5
-
1.5
V
5
3.5
-
3.5
-
V
5
-
±1
-
±5
µA
Three-State Output Leakage
Current, IOUT
0, 5
0, 5
5
-
±1
-
±5
µA
NOTE:
4. 5V level characteristics apply to Part No. CDP1802AC/3, and 5V and 10V level characteristics apply to part No. CDP1802A/3.
Timing Specifications
As a Function of T (T = 1/fCLOCK), CL = 50 pF. Parameters with MIN and/or MAX limits are 100% tested at
+25°C, unless otherwise specified. Temperature limits established by characterization and are not production
tested.
PARAMETER
VDD
(V)
LIMITS (Note 5)
-55°C, +25°C
+125°C
UNITS
High-Order Memory-Address Byte Setup to TPA
Time, tSU
High-Order Memory-Address Byte Hold After TPA Time, tH
Low-Order Memory-Address Byte Hold After WR Time, tH
CPU Data to Bus Hold After WR Time, tH
Required Memory Access Time Address to Data, tACC
NOTE:
5. These limits are not directly tested.
5
2T-450
2T-580
ns
5
T/2 +0
T/2 +0
ns
5
T-30
T-40
ns
5
T-170
T-250
ns
5
5T-300
5T-400
ns
Implicit Specifications
(Note 6) TA = -55°C to +25°C. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless
otherwise specified. Temperature limits established by characterization and are not production tested.
PARAMETER
SYMBOL
VDD
(V)
TYPICAL
VALUES
UNITS
Typical Total Power Dissipation
Idle “00” at M(0000), CL = 50pF
Effective Input Capacitance any Input
Effective Three-State Terminal Capacitance Data Bus
f = 2MHz
-
5
4
mW
-
CIN
-
5
pF
-
-
-
7.5
pF
Minimum Data Retention Voltage
-
VDR
-
2.4
V
Data Retention Current
-
IDR
2.4
10
µA
NOTE:
6. These specifications are not tested. Typical values are provided for guidance only.
FN1441 Rev 3.00
October 17, 2008
Page 5 of 27

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]