DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

C2304 Ver la hoja de datos (PDF) - Unspecified

Número de pieza
componentes Descripción
Fabricante
C2304 Datasheet PDF : 4 Pages
1 2 3 4
Page 3
C2304
Application Information
VDD
IF AMP
+5V
C9
L2
C8
IF OUT
LO IN
RFIN
C2
TRL1
1
14
2
13
3
12
4
11
5
10
6
9
7
8
C4
VDD
+5V
L1
C7
C6
TRL2
C3
C5
TRL3
Matching/Diplexing Circuit for 2.5 to 2.68 GHz Operation.
Part
C5
C2
C3
C4,C9
C6
C7
C8
L1
L2
TRL1
TRL2
TRL3
Value/Type
33pF NPO
1pF NPO
0.5pF NPO
0.1uF X7R
1.8pF NPO
270 pF NPO
1000pF X7R
39 nH
560 nH
θ = 30°, Z0=110
θ = 23°, Z0=110
θ = 28°, Z0=110
Size
0603
0603
0603
0603
0603
0603
0603
0805
1008
@2.5GHz
@2.5GHz
@2.5GHz
Recommended LO IN Port Matching
The LO IN port of the C2304 can be matched into 50 ohms with a lossy network. At 3dBm drive, the
unmatched port is at Z = 5 –15j ohms at 2.278 GHz. Also of note is that this impedance varies somewhat with
the LO drive level. Therefore a narrow band high Q network is not recommended due to inherent
manufacturing variation in LO drive available. The simple network below matches this port over an ~ 10%
bandwidth.
LO Source
50 ohm
C1
TRL 1
R1
LO IN
Pin 2
Part
C1
R1
TRL1
Value/Type
1.8pF NPO
4.3
θ = 21°, Z0=110
Size
0603
0603
@2.5GHz
Test Board Layout
RF IN
LO IN
VDD
VDD
IF AMP
Material : GETEK
Specification.0s2S8u”bject to Change Without Notice
IF OUT
Biasing and Electrical Ground/
Thermal Considerations
Pins 3,4,5,10 and 12 should have ground vias straddling
both sides of the pin solder contact. This insures good
electrical and thermal grounding. If the IF AMP is run at
Idss (DC Grounded IF BIAS pin 14), this pin should be
grounded as described above. It is recommended that a
continuous ground plane be present under the package
to lower pin impedance and maintain similarity with the
matching environment used in the schematic in the
Application Information section. Bias for the IF amplifier
is supplied thru IF OUT pin 14. All ports are DC coupled
to the IC. Pins 2,6 and 13 should be kept at 0V DC to
maintain proper gate voltages. Pin 9 is internally biased
at 5V under normal operation and requires an external DC
block.
C2304Spec
Rev 6 12/30/99

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]