IDT72V06L25JGI8 Ver la hoja de datos (PDF) - Integrated Device Technology

Número de pieza

componentes Descripción

Fabricante

IDT72V06L25JGI8

3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9

Integrated Device Technology 

IDT72V01/72V02/72V03/72V04/72V05/72V06 3.3V ASYNCHRONOUS FIFO

512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9, 8,192 x 9 and 16,384 x 9

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

AC ELECTRICAL CHARACTERISTICS(1)

(Commercial: VCC = 3.3V ± 0.3V, TA = 0°C to +70°C; Industrial: VCC = 3.3V ± 0.3V, TA = –40°C to +85°C)

Symbol

Parameter

Commercial

IDT72V01L15

IDT72V02L15

IDT72V03L15

IDT72V04L15

IDT72V05L15

IDT72V06L15

Min.

Max.

Com'l and Ind'l(2)

IDT72V01L25

IDT72V02L25

IDT72V03L25

IDT72V04L25

IDT72V05L25

IDT72V06L25

Min.

Max.

fS

Shift Frequency

—

40

—

28.5

tRC

Read Cycle Time

25

—

35

—

tA

Access Time

—

15

—

25

tRR

Read Recovery Time

10

—

10

—

tRPW

Read Pulse Width(3)

15

—

25

—

tRLZ

Read Pulse Low to Data Bus at Low Z(4)

3

—

3

—

tWLZ

Write Pulse High to Data Bus at Low Z(4,5)

5

—

5

—

tDV

Data Valid from Read Pulse High

5

—

5

—

tRHZ

Read Pulse High to Data Bus at High Z(4)

—

15

—

18

tWC

Write Cycle Time

25

—

35

—

tWPW

Write Pulse Width(3)

15

—

25

—

tWR

Write Recovery Time

10

—

10

—

tDS

Data Setup Time

11

—

15

—

tDH

Data Hold Time

0

—

0

—

tRSC

Reset Cycle Time

25

—

35

—

tRS

Reset Pulse Width(3)

15

—

25

—

tRSS

Reset Setup Time(4)

15

—

25

—

tRSR

Reset Recovery Time

10

—

10

—

tRTC

Retransmit Cycle Time

25

—

35

—

tRT

Retransmit Pulse Width(3)

15

—

25

—

tRTS

Retransmit Setup Time(4)

15

—

25

—

tRTR

Retransmit Recovery Time

10

—

10

—

tEFL

Reset to Empty Flag Low

—

25

—

35

tHFH,FFH ResettoHalf-FullandFullFlagHigh

—

25

—

35

tRTF

Retransmit Low to Flags Valid

—

25

—

35

tREF

Read Low to Empty Flag Low

—

15

—

25

tRFF

Read High to Full Flag High

—

15

—

25

tRPE

Read Pulse Width after EF High

15

—

25

—

tWEF

Write High to Empty Flag High

—

15

—

25

tWFF

Write Low to Full Flag Low

—

15

—

25

tWHF

Write Low to Half-Full Flag Low

—

25

—

35

tRHF

Read High to Half-Full Flag High

—

25

—

35

tWPF

Write Pulse Width after FFHigh

15

—

25

—

tXOL

Read/Write to XO Low

—

15

—

25

tXOH

Read/Write to XO High

—

15

—

25

tXI

XI Pulse Width(3)

15

—

25

—

tXIR

XI Recovery Time

10

—

10

—

tXIS

XI Setup Time

10

—

10

—

NOTES:

1. Timings referenced as in AC Test Conditions.

2. Industrial temperature range product for the 25ns speed grade is available as a standard device.

All other speed grades are available by special order.

3. Pulse widths less than minimum value are not allowed.

4. Values guaranteed by design, not currently tested.

5. Only applies to read data flow-through mode.

D.U.T.

Commercial

IDT72V01L35

IDT72V02L35

IDT72V03L35

IDT72V04L35

IDT72V05L35

IDT72V06L35

Min.

Max.

Unit

—

22.2

MHz

45

—

ns

—

35

ns

10

—

ns

35

—

ns

3

—

ns

5

—

ns

5

—

ns

—

20

ns

45

—

ns

35

—

ns

10

—

ns

18

—

ns

0

—

ns

45

—

ns

35

—

ns

35

—

ns

10

—

ns

45

—

ns

35

—

ns

35

—

ns

10

—

ns

—

45

ns

—

45

ns

—

45

ns

—

30

ns

—

30

ns

35

—

ns

—

30

ns

—

30

ns

—

45

ns

—

45

ns

35

—

ns

—

35

ns

—

35

ns

35

—

ns

10

—

ns

10

—

ns

3.3V

330Ω

AC TEST CONDITIONS

Input Pulse Levels

Input Rise/Fall Times

Input Timing Reference Levels

Output Reference Levels

Output Load

GND to 3.0V

5ns

1.5V

1.5V

See Figure 1

510Ω

30pF*

3033 drw 03

or equivalent circuit

Figure 1. Output Load

* Includes scope and jig capacitances.

3

Share Link: