V54C365324V-6 Ver la hoja de datos (PDF) - Mosel Vitelic Corporation

Número de pieza

componentes Descripción

Fabricante

V54C365324V-6

200/183/166/143 MHz 3.3 VOLT ULTRA HIGH PERFORMANCE 2M X 32 SDRAM 4 BANKS X 512Kbit X 32

Mosel Vitelic Corporation  

MOSEL VITELIC

Signal Pin Description

Pin

CLK

CKE

Name

Clock Input

Clock Enable

CS

RAS

CAS

WE

A0-A10

Chip Select

Row Address Strobe

Column Address Strobe

Write Enable

Address

BA0, BA1

DQ0-DQ31

DQMi

VDD/VSS

VDDQ/VSSQ

NC

Bank Select

Data Input/Output

Data Input/Output Mask

Power Supply/Ground

Data Output Power/Ground

No Connection

V54C365324V

Input Function

System clock input. Active on the positive rising edge to sample all inputs

Activates the CLK signal when high and deactivates the CLK when low.

CKE low initiates the power down mode, suspend mode, or the self re-

fresh mode

Disables or enables device operation by masking or enabling all inputs

except CLK, CKE and DQMi

Latches row addresses on the positive edge of CLK with RAS low. En-

ables row access & precharge

Latches column addresses on the positive edge of CLK with CAS low.

Enables column access

Enables write operation

During a bank activate command, A0-A10 defines the row address.

During a read or write command, A0-A7 defines the column address. In

addition to the column address A10 is used to invoke auto precharge BA

define the bank to be precharged. A10 is low, auto precharge is disabled

during a precharge cycle, If A10 is high, all bank will be precharged, if A10

is low, the BA0, BA1 is used to decide which bank to precharge

Selects which bank to activate.

Data inputs/output are multiplexed on the same pins

Makes data output Hi-Z. Blocks data input when DQM is active

Power Supply. +3.3V ± 0.3V/ground

Provides isolated power/ground to DQs for improved noise immunity

V54C365324V Rev. 1.2 August 2001

4

Share Link: