DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AS7C3128PFD32A-5TQC Ver la hoja de datos (PDF) - Alliance Semiconductor

Número de pieza
componentes Descripción
Fabricante
AS7C3128PFD32A-5TQC
Alliance
Alliance Semiconductor Alliance
AS7C3128PFD32A-5TQC Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
Advance information
AS7C3128PFD32A
AS7C3128PFD36A
®
1 This parameter is guaranteed but not tested.
2 For test conditions, see AC Test Conditions, Figures A, B, C.
6 ICC given with no output loading. I CC increases with faster cycle times
and greater output loading.
3 This parameter is sampled and not 100% tested.
7 Transitions are measured ±500 mV from steady state voltage. Output
4 This is a synchronous device. All addresses must meet the specified setup
loading specified with CL = 5 pF as in Figure C.
and hold times for all rising edges of CLK. All other synchronous inputs 8 tHZOE is less than tLZOE; and tHZC is less than tLZC at any given temperature
must meet the setup and hold times with stable logic levels for all rising
and voltage.
edges of CLK when chip is enabled.
5 Typical values measured at 3.3V, 25°C and 10 ns cycle time.
9 tHZCN is a‘no load’ parameter to indicate exactly when SRAM outputs
have stopped driving.
• Output Load: see Figure B.
except for tLZC, tLZOE, tHZOE, tHZC see Figure C.
• Input pulse level: GND to 3V. See Figure A.
• Input rise and fall time (Measured at 0.3V and 2.7V): 2 ns. See Figure A.
• Input and output timing reference levels: 1.5V.
+3.0V
90%
10%
GND
90%
10%
Z0=50Ω
50Ω
Dout
VL=1.5V
30 pF*
Figure A: Input waveform
Figure B: Output load (A)
+3.3V
Dout
351Ω
317Ω
5 pF*
GND *including scope
and jig capacitance
Figure C: Output load(B)
Package Width
TQFP ×32
TQFP ×36
166 MHz
AS7C3128PFD32A-
3.5TQC
AS7C3128-3.5TQC
150 MHz
AS7C3128PFD32A-
3.8TQC
AS7C3128PFD36A-
3.8TQC
133 MHz
AS7C3128PFD32A-
4TQC
AS7C3128PFD36A-
4TQC
100 MHz
AS7C3128PFD32A-
5TQC
AS7C3128PFD36A-
5TQC
AS7C 3
128
P
D
32/36
–XX
XX
C
SRAM
prefix
Operating
voltage
Part number
Timing
Z=NTDâ„¢
P=PBSRAM
D = Double-cycle
deselect
Organization
Access time
(ns)
Package:
TQ =
TQFP
Commercial temperature,
0°C to 70 °C
6/8/00
ALLIANCE SEMICONDUCTOR
10
Copyright ©2000 Alliance Semiconductor Corporation (Alliance)'s three-point logo, our name, and Intelliwatt™ are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of
their respective companies. Alliance reserves the right to make changes to thisweb site and its products at any time withoutnotice. Alliance assumes no responsibility for any errors that may appear in this web site. Alliance does not
assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to fitness for a particular purpose, merchantability, or infringement
of any intellectual property rights, except as expressly agreed to in Alliance's Terms and Conditions of Sale (available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of
Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights, mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not
authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-
supporting systems implies that themanufacturer assumes all risk of such use andagrees to indemnify Alliance against all claims arising from such use.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]