AZ12010 Ver la hoja de datos (PDF) - Arizona Microtek, Inc

Número de pieza

componentes Descripción

Fabricante

AZ12010

Multiply by 16, 32 Phase-Locked Loop Clock Generator

Arizona Microtek, Inc 

AZ12010

Loop Filter Design

The combination of the phase detector, amplifier, VCO and divider form a second-order phase-locked loop. Proper

selection of the loop components is important to obtain stable, low jitter operation.

The loop bandwidth (or natural frequency, ωn) and damping factor (ζ) are the two major driving forces that define the

loop’s response to a disturbance. The value of ζ is typically 0.7 to ensure the fastest step response consistent with no

ringing. However in many oscillator application ζ may be 3 or higher to provide further phase noise reduction. ωn is

chosen as a compromise between settling time, VCO jitter and reference feedthrough. These values can be computed by

the following equations:

ωn

=

1

N

Kφ KVCO

τ1

ζ = τ 2ωn

2

τ1 = R1C1

τ 2 = R2C1

Kφ = Phase Detector Gain (20.3 radians/V)

KVCO = VCO Gain (radians/sec/volt)

N = Frequency Divisor value (32)

The component definitions are shown in the figure below. R3 should be equal to R1 to minimize integrator offsets.

R1

R3

C1

R2

EXTERNAL

VCSO

CONTROL

VOLTAGE

CPREF CPOUT

INTREF INTSUM

INTOUT

INTEGRATOR

CHARGE

PUMP

Figure 1 Charge Pump and Integrator

November 2006 * REV - 5

www.azmicrotek.com

6

Share Link: