AWL9224RS28Q1(2012) Ver la hoja de datos (PDF) - ANADIGICS
Número de pieza
componentes Descripción
Fabricante
AWL9224RS28Q1 Datasheet PDF : 12 Pages
| |||
AWL9224
PIN NAME
1
GND
2
RFIN
3
GND
4
GND
5
VBC
6
VPC
7
DETDC
8
DETOUT
9
GND
10
GND
11
RFOUT
12
GND
13
VCC3
14
VCC2
15
GND
16
VCC1
25
GND
Table 1: Pin Description
DESCRIPTION
Ground. Connect directly to PCB ground pattern under Pin 25 using short trace.
RF Input. AC coupled input stage internally matched to 50 Ohms. Route as coplanar
waveguide using adjacent ground pins.
Ground. Connect directly to PCB ground pattern under Pin 25 using short trace.
Ground. Connect directly to PCB ground pattern under Pin 25 using short trace.
Bias Circuit Voltage. Supply voltage and current is applied to this pin to apply power to
the bias circuits inside the PA.
Power amplifier power control pin. The recommended use is for on/off control of the
PA. Nominally, 0 V applied will turn amplifier completely off; +3.3 V should be used to
set amplifier to maximum output capability. A series resistor is used to set the current
flow into the pin, thereby controlling the overall bias level of the PA.
Detector Bias. Supply voltage and current is applied to this pin to apply power to the
detector circuits inside the PA.
Power Detector Output. DC coupled. An emitter follower BJT supplies the output for
this pin.
Ground. Connect directly to PCB ground pattern under Pin 25 using short trace.
Ground. Connect directly to PCB ground pattern under Pin 25 using short trace.
RF Output. AC coupled output stage internally matched to 50 Ohms. Route as coplanar
waveguide using adjacent ground pins. A shunt inductive matching element included
inside the PA after the AC coupling capacitor provides a DC path to ground at this pin.
Ground. Connect directly to PCB ground pattern under Pin 25 using short trace.
Supply Voltage. Bias for power transistor of stage 3.
Supply Voltage. Bias for power transistor of stage 2.
Ground. Connect directly to PCB ground pattern under Pin 25 using short trace.
Supply Voltage. Bias for power transistor of stage 1.
Ground slug on the underside of the LPCC package.
2
Data Sheet - Rev 2.1
02/2012
Share Link: 