DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AWC6341P9 Ver la hoja de datos (PDF) - ANADIGICS

Número de pieza
componentes Descripción
Fabricante
AWC6341P9 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
AWC6341
APPLICATION INFORMATION
To ensure proper performance, refer to all related
Application Notes on the ANADIGICS web site:
http://www.anadigics.com
Shutdown Mode
The power amplifier may be placed in a shutdown
mode by applying logic low levels (see Operating
Ranges table) to the VEN and VMODE voltages.
The Bias Control table below lists the recommended
modes of operation for various applications.
Two operating modes are recommended to optimize
current consumption. High Bias/High Power operating
mode is for POUT levels > 17 dBm. At about 17 dBm,
the PA could be switched to Low Power Mode.
Bias Modes
The power amplifier may be placed in either Low or
High Bias modes by applying the appropriate logic
level (see Operating Ranges table) to the VMODE pin.
APPLICATION
Low power
High power
Shutdown
Table 5: Bias Control
POUT
LEVELS
BIAS
MODE
VEN
VMODE
+17 dBm Low +1.8 V +1.8 V
> +16 dBm High +1.8 V 0 V
-
Shutdown 0 V
0V
VCC
3.1 - 4.35 V
3.1 - 4.35 V
3.1 - 4.35 V
VBATT
> 3.1 V
> 3.1 V
> 3.1 V
VBATT
RFIN
RFIN
VBATT
C5
2.2 Cµ5F
2.2 µF
VMODE
VMODE
VVEENN
C1
0.C11µF
0.1µF
VCC
GND at slug
1
GND at slug
VBATT
VCC 1C3033pF
1 VB2ATT RFIN
VCC
10
RFOUT
9
2
3
4
RF3IN GND RFOUT
GN4 D
VMODE
VMODE
CPLIN
GND
9
8CPLIN
7GND
8
7CPLIN
5
5
VEN
VEN CPLOUT C6PLOUT
6
C3
C2 VCC C4
C323pF C4 0.1µF 2.2µF ceramic
0.1µF 2.2µF ceramic
CPLIN
RFOUT
RFOUT
CPLOUT
CPLOUT
Figure 3: Evaluation Board Schematic
5
Data Sheet - Rev 2.4
11/2012

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]