AT89S8253 Ver la hoja de datos (PDF) - Atmel Corporation
Número de pieza
componentes Descripción
Fabricante
AT89S8253 Datasheet PDF : 60 Pages
| |||
AT89S8253
7. Power-On Reset
A Power-On Reset (POR) is generated by an on-chip detection circuit. The detection level is
nominally 1.4V. The POR is activated whenever VCC is below the detection level. The POR cir-
cuit can be used to trigger the start-up reset or to detect a supply voltage failure in devices
without a brown-out detector. The POR circuit ensures that the device is reset from power-on.
When VCC reaches the Power-on Reset threshold voltage, the POR delay counter determines
how long the device is kept in POR after VCC rise, nominally 2 ms. The POR signal is activated
again, without any delay, when VCC falls below the POR threshold level. A Power-On Reset (i.e.
a cold reset) will set the POF flag in PCON.
Figure 7-1. Power-up and Brown-out Detection Sequence
VCC
Min VCC Level 2.7V
BOD Level 2.3V
POR Level 1.4V
t
POR
XTAL1
2.4V
WRTINH
Internal
RESET
0
tPOR
(2 ms)
1.2V
t
t
t
tPOR
(2 ms)
t
7.1 Memory Brown-out Protection
The AT89S8253 has an on-chip Brown-out Detection (BOD) circuit for monitoring the VCC level
during operation by comparing it to a fixed trigger level of nominally 2.2V (2.4V max). The pur-
pose of the BOD is to ensure that if VCC fails or dips, the Flash or EEPROM memories cannot be
erased/written at voltages too low for programming. At powerup the VCC level must pass the
BOD threshold before execution starts. When VCC decreases to a value below the trigger level,
the WRTINH bit in EECON is activated and futher programming of the Flash/EEPROM is
restricted. When VCC increases above the trigger level, the BOD delay counter blocks program-
ming until after the timeout period has expired in approximately 2 ms. The BOD does not reset
the system as shown in Figure 7-1. To protect the system from errors induced by incorrect exe-
cution at lower voltages an external BOD circuit may be required.
11
3286P–MICRO–3/10
Share Link: 