AS1161 Ver la hoja de datos (PDF) - austriamicrosystems AG

Número de pieza

componentes Descripción

Fabricante

AS1161

20MHz - 66MHz, 10-Bit Bus, IEEE 1149.1 (JTAG) Compliant LVDS Serializer/Deserializer

austriamicrosystems AG 

AS1160/AS1161

Datasheet - Timing Diagrams

9 Timing Diagrams

Figure 15. JTAG Timing Diagram

tWL

TCK

TDI, TMS

tREC

TDO

td

ty

tWR

TRSTN

tTCK

tWH

tSPW

tSPW

Figure 16. Worst-Case Serializer ICC Test Pattern

TCLK

Odd DIN

Even DIN

Figure 17. Worst-Case Deserializer ICC Test Pattern

RCLK

Odd ROUT

Even ROUT

www.austriamicrosystems.com/Interfaces-LVDS/AS1160_61

Revision 1.01

12 - 29

Share Link: