APW7063(2009) Ver la hoja de datos (PDF) - Anpec Electronics
Número de pieza
componentes Descripción
Fabricante
APW7063 Datasheet PDF : 22 Pages
| |||
APW7063
Synchronous Buck PWM and Linear Controller
Features
• Provide Two Regulated Voltages
- Synchronous Rectified Buck PWM Controller
- Linear Controller
• Fast Transient Response
- 0~85% Duty Ratio
• Excellent Output Voltage Regulation
- 0.8V Internal Reference
- ±1% Over Line Voltage and Temperature
• Over Current Protection
- Sense Low-Side MOSFET’s RDS(ON)
• Under Voltage Lockout
• Small Converter Size
- 250kHz Free-Running Oscillator
- Programmable From 70kHz to 800kHz
• 14-Lead SOIC Package
• Lead Free and Green Devices Available
(RoHS Compliant)
Applications
• Graphic Cards
• Memory Power Supplies
• DSL or Cable MODEMs
• Set Top Boxes
• Low-Voltage Distributed Power Supplies
General Description
The APW7063 integrates PWM and linear controller, as
well as the monitoring and protection functions into a
single package. The synchronous PWM controller which
drives dual N-channel MOSFETs, which provides one
controlled power outputs with under-voltage and over-
current protections. Linear controller drives an external
N-channel MOSFET with under-voltage protection.
APW7063 provides excellent regulation for output load
variation. An internal 0.8V temperature-compensated ref-
erence voltage is designed to meet the various low out-
put voltage applications. APW7063 includes a 250kHz
free-running triangle-wave oscillator that is adjustable
from 70kHz to 800kHz.
A power-on-reset (POR) circuit limits the VCC minimum
opearting supply voltage to assure the controller working
well. Over current protection is achieved by monitoring
the voltage drop across the low side MOSFET, eliminat-
ing the need for a current sensing resistor and short cir-
cuit condition is detected through the FB pin. The over-
current protection triggers the soft-start function until the
fault events be removed, but Under-voltage protection will
shutdown IC directly.
Pull the COMP pin below 0.4V will shutdown the controller,
and both gate drive signals will be low.
Pin Configuration
RT
SS
VREG
FB
COMP
GND
PHASE
1
14
2
13
3
12
4
11
5
10
6
9
7
8
SOP-14
(Top View)
FBL
DRIVE
VCC
LGATE
PGND
BOOT
UGATE
ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise
customers to obtain the latest version of relevant information to verify before placing orders.
Copyright © ANPEC Electronics Corp.
1
Rev. A.10 - Aug., 2009
www.anpec.com.tw
Share Link: 