AL710 Ver la hoja de datos (PDF) - AverLogic Technologies Inc

Número de pieza

componentes Descripción

Fabricante

AL710

QUAD Video Processor

AverLogic Technologies Inc 

AL700/701/710

6 Pin Definition and Description

The I/O pins of AL700/701/710 can be grouped into decoder interface (data, clock, flag and control

pins), OSD interface (data, clock and control pins), encoder interface (data, clock, flag and control

pins), SDRAM interface (data, clock and control pins), Host interface (data, clock and control pins)

and general-purpose pins (clock, reset, power and ground.)

The pin-out definitions are described as follows:

Pin Name

Decoder Interface

VCLK_A, B, C, D

NC

HSYNC_A, B, C,

D

VSYNC_A, B, C,

D

FIELD_A, B, C, D

VALID_A0, B0,

C0, D0

GND

VALID_A1, B1,

C1, D1

ADCA_CLK,

ADCB_CLK,

ADCC_CLK,

ADCD_CLK

DI_A[7:0], B[7:0],

C[7:0], D[7:0]

SW_A

SW_B

OSD Interface

OSD_VBLK

OSD_CLK

Pin Number

175, 158, 141, 125

175, 158, 141, 125

177, 160, 143, 127

178, 161, 144, 128

176, 159, 142, 126

179, 162, 145, 129

176, 159, 142, 126

177, 160, 143, 127

178, 161, 144, 128

179, 162, 145, 129

180, 163, 146, 130

180, 163, 146, 130

173-166, 155-148,

139-132, 123-116

181

164

54

55

I/O type

Description

I For AL700/701, Video clock signal for channel

A, B, C, and D, respectively

I For AL710, they are NC pins

I For AL700/701, Video horizontal Sync signal

(new line indicator) for channel A, B, C, and D,

respectively (used in ITU-R-601 input)

I For AL700/701, Video vertical Sync signal

(new field indicator) for channel A, B, C, and

D, respectively (used in ITU-R-601 input)

I For AL700/701, Video field flag signal for

channel A, B, C, and D, respectively (used in

ITU-R-601 input)

I For AL700/701, Valid data indicator 0 for

channel A, B, C, and D, respectively (used in

ITU-R-601 input)

DP For AL710, these pins should be tired to Digital

Ground

I/O For AL700/701, Valid data indicator1 for

channel A, B, C, and D, respectively (used in

ITU-R-601 input)

I/O For AL710, ADC clock for channel A, B, C,

and D, respectively

I Video stream data for channel A, B, C, and D,

respectively

O Channel switch control for channel A and C

O Channel switch control for channel B and D

I Blank the video output and show OSD when

active (High)

O Clock to external OSD

©2001,2002-Copyright by AverLogic Technologies, Corp. Preliminary Version C1.1 9

Share Link: