ADV7623BSTZ Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
Fabricante
ADV7623BSTZ Datasheet PDF : 16 Pages
| |||
Data Sheet
ADV7623
DATA AND I2C TIMING CHARACTERISTICS
Table 2.
Parameter
VIDEO SYSTEM CLOCK AND XTAL
Crystal Nominal Frequency
Crystal Frequency Stability
External Clock Source1
Input High Voltage
Input Low Voltage
RESET FEATURE
Reset Pulse Width
I2C PORTS (FAST MODE)
xCL Frequency2
xCL Minimum Pulse Width High2
xCL Minimum Pulse Width Low2
Hold Time (Start Condition)
Setup Time (Start Condition)
xDA Setup Time2
xCL and xDA Rise Time2
xCL and xDA Fall Time2
Setup Time (Stop Condition)
I2C PORTS (NORMAL MODE)
xCL Frequency2
xCL Minimum Pulse Width High2
xCL Minimum Pulse Width Low2
Hold Time (Start Condition)
Setup Time (Start Condition)
xDA Setup Time2
xCL and xDA Rise Time2
xCL and xDA Fall Time2
Setup Time (Stop Condition)
AUDIO OUTPUT PORT (MASTER MODE)
SCLK Mark Space Ratio
Symbol Test Conditions/Comments
External crystal must operate at 1.8 V
VIH
XTAL driven with external clock source
VIL
XTAL driven with external clock source
t1
t2
t3
t4
t5
t6
t7
t8
t1
t2
t3
t4
t5
t6
t7
t8
t13:t14
APx_OUT Data Transition Time (LRCLK)3 t15
APx_OUT Data Transition Time (LRCLK)3 t16
APx_OUT Data Transition Time (I2S Data)3 t17
APx_OUT Data Transition Time (I2S Data)3 t18
AUDIO INPUT PORT
APx_IN Setup Time (I2S Data)3
t19
APx_IN Hold Time (I2S Data)3
t20
APx_IN Setup Time (LRCLK)3
t19
APx_IN Hold Time (LRCLK)3
t20
End of valid data to negative SCLK edge
Negative SCLK edge to start of valid data
End of valid data to negative SCLK edge
Negative SCLK edge to start of valid data
1 This part must be configured for external oscillator operation. A 1.8 V oscillator must be used.
2 The prefix x refers to S, DDCA_S, DDCB_S, DDCC_S, and DDCD_S.
3 The suffix x refers to 0, 1, 2, 3, 4, and 5.
Min Typ
Max Unit
28.63636
±50
MHz
ppm
1.2
V
0.4 V
5
ms
400 kHz
600
ns
1.3
µs
600
ns
600
ns
100
ns
300 ns
300 ns
0.6
µs
100 kHz
4.0
µs
4.7
µs
4.0
µs
4.7
µs
250
ns
1000 ns
300 ns
4.0
µs
45:55
55:45
10
10
5
5
% duty
cycle
ns
ns
ns
ns
2
ns
2
ns
2
ns
2
ns
Rev. D | Page 5 of 16
Share Link: 