DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ADV7312 Ver la hoja de datos (PDF) - Analog Devices

Número de pieza
componentes Descripción
Fabricante
ADV7312 Datasheet PDF : 84 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADV7312–SPECIFICATIONS (VAA = 2.375 V–2.625 V, VDD = 2.375 V–2.625 V; VDD_IO = 2.375–3.6 V, VREF = 1.235 V,
RSET = 3040 , RLOAD = 300 . All specifications TMIN to TMAX (0؇C to 70؇C), unless otherwise noted.)
Parameter
STATIC PERFORMANCE1
Resolution
Integral Nonlinearity
Differential Nonlinearity2, +ve
Differential Nonlinearity2, –ve
DIGITAL OUTPUTS
Output Low Voltage, VOL
Output High Voltage, VOH
Three-State Leakage Current
Three-State Output Capacitance
DIGITAL AND CONTROL INPUTS
Input High Voltage, VIH
Input Low Voltage, VIL
Input Leakage Current
Input Capacitance, CIN
ANALOG OUTPUTS
Full-Scale Output Current
Output Current Range
DAC-to-DAC Matching
Output Compliance Range, VOC
Output Capacitance, COUT
VOLTAGE REFERENCE
Internal Reference Range, VREF
External Reference Range, VREF
VREF Current4
POWER REQUIREMENTS
Normal Power Mode
IDD5
IDD_IO
IAA7, 8
Min
Typ
11
1.5
0.5
1.0
2.4[2.0]3
± 1.0
2
2
3
2
4.1
4.33
4.1
4.33
1.0
0
1.0
7
1.15
1.235
1.15
1.235
± 10
Max
Unit Test Conditions
Bits
LSB
LSB
LSB
0.4 [0.4]3 V
V
µA
pF
ISINK = 3.2 mA
ISOURCE = 400 µA
VIN = 0.4 V, 2.4 V
V
0.8
V
µA
VIN = 2.4 V
pF
4.6
mA
4.6
mA
%
1.4
V
pF
1.3
V
1.3
V
µA
170
mA SD Only [16ϫ]
110
mA PS Only [8ϫ]
95
mA HDTV Only [2ϫ]
172
1906
mA SD[16ϫ, 8-bit] + PS[8ϫ, 16-bit]
1.0
mA
39
45
mA
Sleep Mode
IDD
IAA
IDD_IO
POWER SUPPLY REJECTION RATIO
200
µA
10
µA
250
µA
0.01
%/%
NOTES
1Oversampling disabled. Static DAC performance will be improved with increased oversampling ratios.
2DNL measures the deviation of the actual DAC output voltage step from the ideal. For +ve DNL, the actual step value lies above the ideal step value; for –ve DNL,
the actual step value lies below the ideal step value.
3Value in brackets for VDD_IO = 2.375 V–2.75 V.
4External current required to overdrive internal VREF.
5IDD, the circuit current, is the continuous current required to drive the digital core.
6Guaranteed maximum by characterization.
7IAA is the total current required to supply all DACs including the VREF circuitry and the PLL circuitry.
8All DACs on.
Specifications subject to change without notice.
–4–
REV. 0

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]