DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ADC101S051EVAL Ver la hoja de datos (PDF) - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

Número de pieza
componentes Descripción
Fabricante
ADC101S051EVAL
TAOS
TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS TAOS
ADC101S051EVAL Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Block Diagram
20144707
Pin Descriptions and Equivalent Circuits
Pin No.
ANALOG I/O
3
DIGITAL I/O
4
Symbol
VIN
SCLK
5
SDATA
6
CS
POWER SUPPLY
1
2
PAD
VA
GND
GND
Description
Analog input. This signal can range from 0V to VA.
Digital clock input. This clock directly controls the conversion and readout processes.
Digital data output. The output samples are clocked out of this pin on falling edges of
the SCLK pin.
Chip select. On the falling edge of CS, a conversion process begins.
Positive supply pin. This pin should be connected to a quiet +2.7V to +5.25V source
and bypassed to GND with a 1 µF capacitor and a 0.1 µF monolithic capacitor located
within 1 cm of the power pin.
The ground return for the supply and signals.
For package suffix CISD(X) only, it is recommended that the center pad should be
connected to ground.
www.national.com
2

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]