DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD9735 Ver la hoja de datos (PDF) - Analog Devices

Número de pieza
componentes Descripción
Fabricante
AD9735
ADI
Analog Devices ADI
AD9735 Datasheet PDF : 72 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD9734/AD9735/AD9736
DIGITAL SPECIFICATIONS
AVDD33 = DVDD33 = 3.3 V, CVDD18 = DVDD18 = 1.8 V, maximum sample rate, IFS = 20 mA, 1× mode, 25 Ω, 1% balanced load,
unless otherwise noted. LVDS drivers and receivers are compliant to the IEEE-1596 reduced range link, unless otherwise noted.
Table 2.
Parameter
LVDS DATA INPUT
(DB[13:0]+, DB[13:0]−) DB+ = VIA, DB− = VIB
Input Voltage Range, VIA or VIB
Input Differential Threshold, VIDTH
Input Differential Hysteresis, VIDTHH − VIDTHL
Receiver Differential Input Impedance, RIN
LVDS Input Rate
LVDS Minimum Data Valid Period (tMDE)
LVDS CLOCK INPUT
(DATACLK_IN+, DATACLK_IN−) DATACLK_IN+ = VIA, DATACLK_IN− = VIB
Input Voltage Range, VIA or VIB
Input Differential Threshold,1 VIDTH
Input Differential Hysteresis, VIDTHH − VIDTHL
Receiver Differential Input Impedance, RIN
Maximum Clock Rate
LVDS CLOCK OUTPUT
(DATACLK_OUT+, DATACLK_ OUT−) DATACLK_OUT+ = Voa, DATACLK_OUT− = Vob 100 Ω Termination
Output Voltage High, VOA or VOB
Output Voltage Low, VOA or VOB
Output Differential Voltage, |VOD|
Output Offset Voltage, VOS
Output Impedance, Single-Ended, RO
RO Mismatch Between A and B, ΔRO
Change in |VOD| Between 0 and 1, |ΔVOD|
Change in VOS Between 0 and 1, ΔVOS
Output Current—Driver Shorted to Ground, ISA, ISB
Output Current—Drivers Shorted Together, ISAB
Power-Off Output Leakage, |IXA|, |IXB|
Maximum Clock Rate
DAC CLOCK INPUT (CLK+, CLK−)
Input Voltage Range, CLK− or CLK+
Differential Peak-to-Peak Voltage
Common-Mode Voltage
Maximum Clock Rate
SERIAL PERIPHERAL INTERFACE
Maximum Clock Rate (fSCLK, 1/tSCLK)
Minimum Pulse Width High, tPWH
Minimum Pulse Width Low, tPWL
Minimum SDIO and CSB to SCLK Setup, tDS
Minimum SCLK to SDIO Hold, tDH
Maximum SCLK to Valid SDIO and SDO, tDV
Minimum SCLK to Invalid SDIO and SDO, tDNV
Min Typ Max Unit
825
−100
20
80
1200
1575
+100
120
344
mV
mV
mV
Ω
MSPS
ps
825
−100
20
80
600
1575 mV
+100 mV
mV
120 Ω
MHz
1375 mV
1025
mV
150 200 250 mV
1150
1250 mV
80
100 120 Ω
10
%
25
mV
25
mV
20
mA
4
mA
10
mA
600
MHz
0
800
400 800 1600 mV
300 400 500 mV
1200
MHz
20
MHz
20
ns
20
ns
10
ns
5
ns
20
ns
5
ns
Rev. A | Page 6 of 72

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]