AD9637 Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
Fabricante
AD9637 Datasheet PDF : 40 Pages
| |||
AD9637
Data Sheet
SWITCHING SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = −1.0 dBFS, unless otherwise noted.
Table 4.
Parameter1, 2
CLOCK3
Input Clock Rate
Conversion Rate
Clock Pulse Width High (tEH)
Clock Pulse Width Low (tEL)
OUTPUT PARAMETERS3
Propagation Delay (tPD)
Rise Time (tR) (20% to 80%)
Fall Time (tF) (20% to 80%)
FCO Propagation Delay (tFCO)
DCO Propagation Delay (tCPD)4
DCO to Data Delay (tDATA)4
DCO to FCO Delay (tFRAME)4
Data to Data Skew
(tDATA-MAX − tDATA-MIN)
Wake-Up Time (Standby)
Wake-Up Time (Power-Down)5
Pipeline Latency
Temp
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
25°C
25°C
Full
APERTURE
Aperture Delay (tA)
25°C
Aperture Uncertainty (Jitter)
25°C
Out-of-Range Recovery Time
25°C
Min
10
10
1.5
1.5
(tSAMPLE/24) − 300
(tSAMPLE/24) − 300
Typ
12.5/6.25
12.5/6.25
2.3
300
300
2.3
tFCO + (tSAMPLE/24)
(tSAMPLE/24)
(tSAMPLE/24)
±50
35
375
16
Max
640
40/80
3.1
3.1
(tSAMPLE/24) + 300
(tSAMPLE/24) + 300
±200
1
0.1
1
Unit
MHz
MSPS
ns
ns
ns
ps
ps
ns
ns
ps
ps
ps
μs
μs
Clock
cycles
ns
ps rms
Clock
cycles
1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed.
2 Measured on standard FR-4 material.
3 Can be adjusted via the SPI.
4 tSAMPLE/24 is based on the number of bits divided by 2 because the delays are based on half duty cycles. tSAMPLE = 1/fS.
5 Wake-up time is defined as the time required to return to normal operation from power-down mode.
TIMING SPECIFICATIONS
Table 5.
Parameter
SYNC TIMING REQUIREMENTS
tSSYNC
tHSYNC
SPI TIMING REQUIREMENTS
tDS
tDH
tCLK
tS
tH
tHIGH
tLOW
tEN_SDIO
tDIS_SDIO
Description
Limit
SYNC to rising edge of CLK+ setup time
0.24
SYNC to rising edge of CLK+ hold time
0.40
See Figure 61
Setup time between the data and the rising edge of SCLK
2
Hold time between the data and the rising edge of SCLK
2
Period of the SCLK
40
Setup time between CSB and SCLK
2
Hold time between CSB and SCLK
2
SCLK pulse width high
10
SCLK pulse width low
10
Time required for the SDIO pin to switch from an input to an output relative to 10
the SCLK falling edge (not shown in Figure 61)
Time required for the SDIO pin to switch from an output to an input relative to 10
the SCLK rising edge (not shown in Figure 61)
Unit
ns typ
ns typ
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
Rev. A | Page 6 of 40
Share Link: 