AD9628(Rev0) Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
Fabricante
AD9628 Datasheet PDF : 44 Pages
| |||
AD9628
AD9628-105
AD9628-125
Parameter1
Temp Min
Typ
Max
Min
Typ
Max
Unit
SPURIOUS-FREE DYNAMIC RANGE (SFDR)
fIN = 9.7 MHz
fIN = 30.5 MHz
fIN = 70 MHz
25°C
92
92
dBc
25°C
90
90
dBc
25°C
90
93
dBc
Full 82
85
dBc
fIN = 100 MHz
fIN = 200 MHz
25°C
89
25°C
83
90
dBc
84
dBc
WORST OTHER (HARMONIC OR SPUR)
fIN = 9.7 MHz
fIN = 30.5 MHz
fIN = 70 MHz
25°C
−96
25°C
−95
25°C
−95
Full
−87
−94
dBc
−94
dBc
−95
dBc
−87
dBc
fIN = 100 MHz
fIN = 200 MHz
25°C
−93
25°C
−92
−92
dBc
−91
dBc
TWO-TONE SFDR
fIN = 29 MHz (−7 dBFS ), 32 MHz (−7 dBFS ) 25°C
85
CROSSTALK2
Full
−95
85
dBc
−95
dB
ANALOG INPUT BANDWIDTH
25°C
650
650
MHz
1 See the AN-835 Application Notes, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions.
2 Crosstalk is measured at 100 MHz with −1.0 dBFS on one channel and no input on the alternate channel.
DIGITAL SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, maximum sample rate, VIN = −1.0 dBFS differential input, 1.0 V internal reference, and DCS enabled, unless
otherwise noted.
Table 3.
Parameter
DIFFERENTIAL CLOCK INPUTS (CLK+, CLK−)
Logic Compliance
Internal Common-Mode Bias
Differential Input Voltage
Input Voltage Range
Input Common-Mode Range
High Level Input Current
Low Level Input Current
Input Capacitance
Input Resistance
LOGIC INPUT (CSB)1
High Level Input Voltage
Low Level Input Voltage
High Level Input Current
Low Level Input Current
Input Resistance
Input Capacitance
LOGIC INPUT (SCLK/DFS/SYNC)2
High Level Input Voltage
Low Level Input Voltage
High Level Input Current (VIN = 1.8 V)
Low Level Input Current
Input Resistance
Input Capacitance
AD9628-105/125
Temp Min
Typ
Max
Unit
CMOS/LVDS/LVPECL
Full
0.9
Full 0.3
3.6
Full AGND − 0.3
AVDD + 0.2
Full 0.9
1.4
Full −10
+10
Full −10
+10
Full
4
Full 8
10
12
V
V p-p
V
V
μA
μA
pF
kΩ
Full 1.22
Full 0
Full −10
Full 40
Full
26
Full
2
DRVDD + 0.2 V
0.6
V
+10
μA
132
μA
kΩ
pF
Full 1.22
Full 0
Full −92
Full −10
Full
26
Full
2
Rev. 0 | Page 6 of 44
DRVDD + 0.2 V
0.6
V
−135
μA
+10
μA
kΩ
pF
Share Link: 