AD9411(RevB) Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
Fabricante
AD9411 Datasheet PDF : 28 Pages
| |||
AD9411
Data Sheet
SWITCHING SPECIFICATIONS
AVDD = 3.3 V, DRVDD = 3.3 V, TMIN = –40°C, TMAX = +85°C, unless otherwise noted.
Table 4.
AD9411-170
AD9411-200
Parameter (Conditions)
Temp Test
Min
Typ
Level
Max Min Typ
Max Unit
Maximum Conversion Rate1
Full VI
170
200
MSPS
Minimum Conversion Rate1
Full V
40
40 MSPS
CLK+ Pulse Width High (tEH)1
Full IV
2
12.5 2
12.5 ns
CLK+ Pulse Width Low (tEL)1
Full IV
2
12.5 2
12.5 ns
OUTPUT (LVDS Mode)
Valid Time (tV)
Propagation Delay (tPD)
Rise Time (tR) (20% to 80%)
Fall Time (tF) (20% to 80%)
E DCO Propagation Delay (tCPD)
Data to DCO Skew (tPD–tCPD)
Latency
T Aperture Delay (tA)
Aperture Uncertainty (Jitter, tJ)
Out-of-Range Recovery Time
Full VI
Full VI
25°C V
25°C V
Full VI
Full IV
Full IV
25°C V
25°C V
25°C V
2.0
2.0
ns
3.2
4.3
3.2
4.3 ns
0.5
0.5
ns
0.5
0.5
ns
1.8
2.7
3.8 1.8 2.7
3.8 ns
0.2
0.5
0.8 0.2 0.5
0.8 ns
14
14
Cycles
1.2
1.2
ns
0.25
0.25
ps
rms
1
1
Cycles
E 1 All ac specifications tested by driving CLK+ and CLK– differentially.
L EXPLANATION OF TEST LEVELS
I. 100% production tested.
II. 100% production tested at 25°C and sample tested at specified temperatures.
O III. Sample tested only.
IV. Parameter is guaranteed by design and characterization testing.
V. Parameter is a typical value only.
S VI. 100% production tested at 25°C; guaranteed by design and characterization testing for industrial temperature range; 100%
production tested at temperature extremes for military devices.
B N–1
N
AIN
N+1
tEL
OtEH
1/fS
CLK+
CLK–
DATA OUT
DCO+
tPD
N–14
N–13
14 CYCLES
N
N+1
DCO–
tCPD
Figure 2. LVDS Timing Diagram
Rev. B | Page 6 of 28
Share Link: 