AD9398 Ver la hoja de datos (PDF) - Analog Devices

Número de pieza

componentes Descripción

Fabricante

AD9398

HDMI™ Display Interface

Analog Devices 

AD9398

Mnemonic

RTERM

AUDIO DATA OUTPUT

S/PDIF

I2S0 to I2S3

MCLKIN

MCLKOUT

SCLK

LRCLK

SERIAL PORT

SDA

SCL

DDCSDA

DDCSCL

MDA

MCL

DATA OUTPUTS

RED [7:0]

GREEN [7:0]

BLUE [7:0]

DATA CLOCK OUTPUT

DATACK

POWER SUPPLY1

VD (3.3 V)

VDD (1.8 V to 3.3 V)

PVDD (1.8 V)

DVDD (1.8 V)

GND

Description

RTERM is the termination resistor used to drive the AD9398 internally to a precise 50 Ω termination for TMDS lines.

This should be a 500 Ω 1% tolerance resistor.

Sony/Philips Digital Interface. Supports digital audio from 32 kbps to 192 kbps.

Inter-IC Sound Channel 0 through Channel 3. Each line supports two channels of digital audio.

Master Audio Clock External. Used if internal MCLK is not generated.

Master Audio Clock Output to Drive Audio DACs.

Serial Clock Out to support Digital Audio.

Data Output Clock for Left and Right Audio Channels.

Serial Port Data I/O for Programming AD9398 Registers—I2C Address is 0x98.

Serial Port Data Clock for Programming AD9398 Registers.

Serial Port Data I/O for HDCP Communications to Transmitter—I2C Address is 0x74 or 0x76.

Serial Port Data Clock for HDCP Communications to Transmitter.

Serial Port Data I/O to EEPROM with HDCP Keys—I2C Address is 0xA0.

Serial Port Data Clock to EEPROM with HDCP Keys.

Data Output, Red Channel.

Data Output, Green Channel.

Data Output, Blue Channel.

The main data outputs. Bit 7 is the MSB. The delay from pixel sampling time to output is fixed, but is different if the

color space converter is used. When the sampling time is changed by adjusting the phase register, the output

timing is shifted as well. The DATACK and HSOUT outputs are also moved, so the timing relationship among the

signals is maintained.

Data Clock Output.

This is the main clock output signal used to strobe the output data and HSOUT into external logic. Four possible

output clocks can be selected with Register 0x25 [7:6]. These are related to the pixel clock (1/2× pixel clock,

1× pixel clock, 2× frequency pixel clock, and a 90° phase shifted pixel clock). They are produced either by the

internal PLL clock generator or EXTCLK and are synchronous with the pixel sampling clock. The polarity of DATACK

can also be inverted via Register 0x24 [0]. The sampling time of the internal pixel clock can be changed by

adjusting the phase register. When this is changed, the pixel-related DATACK timing is shifted as well. The DATA,

DATACK, and HSOUT outputs are all moved, so the timing relationship among the signals is maintained.

Analog Power Supply.

These pins supply power to the ADCs and terminators. They should be as quiet and filtered as possible.

Digital Output Power Supply.

A large number of output pins (up to 27) switching at high speed (up to 150 MHz) generates many power supply

transients (noise). These supply pins are identified separately from the VD pins, so output noise transferred into the

sensitive analog circuitry can be minimized. If the AD9398 is interfacing with lower voltage logic, VDD may be

connected to a lower supply voltage (as low as 1.8 V) for compatibility.

Clock Generator Power Supply.

The most sensitive portion of the AD9398 is the clock generation circuitry. These pins provide power to the clock

PLL and help the user design for optimal performance. The designer should provide quiet, noise-free power to

these pins.

Digital Input Power Supply.

This supplies power to the digital logic.

Ground.

The ground return for all circuitry on chip. It is recommended that the AD9398 be assembled on a single solid

ground plane, with careful attention to ground current paths.

1 The supplies should be sequenced such that VD and VDD are never less than 300 mV below DVDD. At no time should DVDD be more than 300 mV greater than VD or VDD.

Rev. 0 | Page 8 of 44

Share Link: