AD9250 Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
Fabricante
AD9250 Datasheet PDF : 45 Pages
| |||
Data Sheet
AD9250
Parameter1
TWO-TONE SFDR
fIN = 184.12 MHz (−7 dBFS), 187.12 MHz (−7 dBFS)
CROSSTALK2
FULL POWER BANDWIDTH3
Temperature
25°C
Full
25°C
AD9250-170
AD9250-250
Min Typ Max Min Typ Max
87
95
1000
84
95
1000
1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation for a complete set of definitions.
2 Crosstalk is measured at 100 MHz with −1.0 dBFS on one channel and no input on the alternate channel.
3 Full power bandwidth is the bandwidth of operation determined by where the spectral power of the fundamental frequency is reduced by 3 dB.
Unit
dBc
dB
MHz
DIGITAL SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, DVDD = 1.8 V, maximum sample rate for speed grade, VIN = −1.0 dBFS differential input, 1.75 V p-p
full-scale input range, DCS enabled, link parameters used were M = 2 and L = 2, unless otherwise noted.
Table 3.
Parameter
DIFFERENTIAL CLOCK INPUTS (CLK+, CLK−)
Input CLK± Clock Rate
Logic Compliance
Internal Common-Mode Bias
Differential Input Voltage
Input Voltage Range
Input Common-Mode Range
High Level Input Current
Low Level Input Current
Input Capacitance
Input Resistance
RF CLOCK INPUT (RFCLK)
Input CLK± Clock Rate
Logic Compliance
Internal Bias
Input Voltage Range
Input Voltage Level
High
Low
High Level Input Current
Low Level Input Current
Input Capacitance
Input Resistance (AC-Coupled)
SYNCIN INPUT (SYNCINB+/SYNCINB−)
Logic Compliance
Internal Common-Mode Bias
Differential Input Voltage Range
Input Voltage Range
Input Common-Mode Range
High Level Input Current
Low Level Input Current
Input Capacitance
Input Resistance
Temperature
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Min
Typ
Max
40
0.3
AGND
0.9
0
−60
8
625
CMOS/LVDS/LVPECL
0.9
3.6
AVDD
1.4
+60
0
4
10
12
650
AGND
1500
CMOS/LVDS/LVPECL
0.9
AVDD
1.2
AGND
0
−150
1
8
10
AVDD
0.6
+150
0
12
0.3
DGND
0.9
−5
−5
12
CMOS/LVDS
0.9
1
16
3.6
DVDD
1.4
+5
+5
20
Unit
MHz
V
V p-p
V
V
µA
µA
pF
kΩ
MHz
V
V
V
V
µA
µA
pF
kΩ
V
V p-p
V
V
µA
µA
pF
kΩ
Rev. E | Page 7 of 45
Share Link: 