HI7190 Ver la hoja de datos (PDF) - Intersil
Número de pieza
componentes Descripción
Fabricante
HI7190 Datasheet PDF : 25 Pages
| |||
HI7190
junction. The feedback loop forces the average of the fed
back signal to be equal to the input signal VIN.
PGIA INTEGRATOR COMPARATOR
+
VIN
-∑
∫
+-
DAC
VRHI
VRLO
FIGURE 6. SIMPLE MODULATOR BLOCK DIAGRAM
Analog Inputs
The analog input on the HI7190 is a fully differential input
with programmable gain capabilities. The input accepts both
unipolar and bipolar input signals and gains range from 1 to
128. The common mode range of this input is from AVSS to
AVDD provided that the absolute value of the analog input
voltage lies within the power supplies. The input impedance
of the HI7190 is dependent upon the modulator input
sampling rate and the sampling rate varies with the selected
PGIA gain. Table 3 shows the sampling rates and input
impedances for the different gain settings of the HI7190.
Note that this table is valid only for a 10MHz master clock. If
the input clock frequency is changed, then the input
impedance will change accordingly. The equation used to
calculate the input impedance is:
ZIN = 1/(CIN x fS),
where Cin is the nominal input capacitance (8pF) and fS is
the modulator sampling rate.
TABLE 3. EFFECTIVE INPUT IMPEDANCE vs GAIN
GAIN
SAMPLING RATE INPUT IMPEDANCE
(kHz)
(MΩ)
1
78.125
1.6
2
156.25
0.8
4
312.5
0.4
8, 16, 32, 64, 128
625
0.2
Bipolar/Unipolar Input Ranges
The input on the HI7190 can accept either unipolar or bipolar
input voltages. Bipolar or unipolar options are chosen by
programming the B/U bit of the Control Register.
Programming the part for either unipolar or bipolar operation
does not change the input signal conditioning.
The inputs are differential, and as a result are referenced to the
voltage on the VINLO input. For example, if VINLO is +1.25V
and the HI7190 is configured for unipolar operation with a gain
of 1 and a VREF of +2.5V, the input voltage range on the VINHI
input is +1.25V to +3.75V. If VINLO is +1.25V and the HI7190 is
configured for bipolar mode with gain of 1 and a VREF of +2.5V,
the analog input range on the VINHI input is -1.25V to +3.75V.
Programmable Gain Instrumentation Amplifier
The Programmable Gain Instrumentation Amplifier allows the
user to directly interface low level sensors and bridges directly
to the HI7190. The PGIA has 4 selectable gain options of 1, 2,
4, 8 which are implemented by multiple sampling of the input
signal. Input signals can be gained up further to 16, 32, 64 or
128. These higher gains are implemented in the digital section
of the design to maintain a high signal to noise ratio through
the front end amplifiers. The gain is digitally programmable in
the Control Register via the serial interface. For optimum
PGIA performance the VCM pin should be tied to the mid point
of the analog supplies.
Differential Reference Input
The reference inputs of the of the HI7190, VRHI and VRLO,
provide a differential reference input capability. The nominal
differential voltage (VREF = VRHI - VRLO) is +2.5V and the
common mode voltage cab be anywhere between AVSS and
AVDD. Larger values of VREF can be used without
degradation in performance with the maximum reference
voltage being VREF = +5V. Smaller values of VREF can also
be used but performance will be degraded since the LSB
size is reduced.
The full scale range of the HI7190 is defined as:
FSRBIPOLAR = 2 x VREF/GAIN
FSRUNIPOLAR = VREF/GAIN
and VRHI must always be greater than VRLO for proper
operation of the device.
The reference inputs provide a high impedance dynamic
load similar to the analog inputs and the effective input
impedance for the reference inputs can be calculated in the
same manner as it is for the analog input impedance. The
only difference in the calculation is that CIN for the reference
inputs is 10.67pF. Therefore, the input impedance range for
the reference inputs is from 149kΩ in a gain of 8 or higher
mode to 833kΩ in the gain of 1 mode.
VCM Input
The voltage at the VCM input is the voltage that the internal
analog circuitry is referenced to and should always be tied to
the midpoint of the AVDD and AVSS supplies. This point
provides a common mode input voltage for the internal
operational amplifiers and must be driven from a low noise,
low impedance source if it is not tied to analog ground.
Failure to do so will result in degraded HI7190 performance.
It is recommended that VCM be tied to analog ground when
operating off of AVDD = +5V and AVSS = -5V supplies.
VCM also determines the headroom at the upper and lower
ends of the power supplies which is limited by the common
mode input range where the internal operational amplifiers
remain in the linear, high gain region of operation. The
HI7190 is designed to have a range of AVSS +1.8V < VCM <
11
FN3612.10
June 27, 2006
Share Link: 