DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD565 Ver la hoja de datos (PDF) - Analog Devices

Número de pieza
componentes Descripción
Fabricante
AD565 Datasheet PDF : 3 Pages
1 2 3
SPECIFICATIONS(TA=+25°C, Vcc =+15V, VEE= -15V, unless otherwise specified)
.
"
AD565]
AD565K
MODEL
DATA INPUTS (Pins 13 to 24)
MIN TYP
- MAX
'.
MIN
TYP
MAX
UNITS
4
TTL or 5 Volt CMOS (Tmin to Tmax)
Input Voltage
Bit ON Logic "1"
+2.0
+5.5
+2.0
+5.5
V
Bit OFF Logic "0"
+0.8
+0.8
V
Logic Current (each bit)
Bit ON Logic "1"
Bit OFF Logic "0"
+120
+35
+300
+100
+120
+300
JlA
+35
+100
JlA
RESOLUTION
12
12
Bits
OUTPUT
Current
Unipolar (all bits on)
-1.6
-2.0
-2.4
-1.6
-2.0
-2.4
mA
OBSOLETE Bipolar (all bits onor off)
:to. 8
:t1.0
:t1.2
Resistance (exclusive of span
resistors)
6k
8k
IOk
Offset
Unipolar
0.01
0.05
Bipolar (Figure 5. R2 = 50n fixed)
0.05
0.15
Capacitance
25
Compliance Voltage
Tmin toTmax
-1.5
+10
ACCURACY (error relative to
full scale) +25°C
:tl/4
:tl/2
Tmin to Tmax
(0.006)
:t1/2
(0.012)
(0.012)
:t3/4
(0.018)
DIFFERENTIAL NONLINEARITY
+25°C
:tl/2
:t3/4
Tmin to Tmax
MONOTONICITY GUARANTEED
TEMPERATURE COEFFICIENTS
With Internal Reference
Unipolar Zero
Bipolar Zero
1
2
5
10
:to.8
:t1.0
:t1.2
6k
8k
10k
0.01
0.05
0.05
0.1
25
-1.5
+10
:t1/8
(0.003)
:tl/4
(0.006)
:t1/4
(0.006)
:tl/2
(0.012)
:tl/4
:tl/2
MONOTONICITY GUARANTEED
1
2
5
10
mA
n
% of F.S.
% of F.S.
pF
V
LSB
% of F.S.
LSB
% of F.S.
LSB
ppm/oC
ppm/oC
Gain (Full Scale)
15
30
10
20
ppmtC
4
Differential Nonlinearity
2
2
ppmtC
SETTLING TIME TO l/2LSB
All Bits ON-to-OFF or OFF-to-ON
200
400
200
400
ns
FULL SCALE TRANSITION
10% to 90% Delay plus Rise Time
90% to 10% Delay plus Fall Time
15
30
30
50
15
30
ns
30
50
ns
TEMPERATURE RANGE
Operating
0
Storage (0 Package)
-65
Storage (N Package)
-25
POWER REQUIREMENTS
Vcc. +13.5 to +16.5V dc
VEE._-13.5_.to_~J_6c.?OdVc
POWER SUPPLY GAIN SENSITIVITY
Vcc = +15V. :tl0%
VEl: = -15V. :t10%
PROGRAMMABLE OUTPUT
RANGE (see Figures 4.5,6)
'--_u
'
m
EXTERNAL AD] USTMENTS
Gain Error with Fixed 50Sl
Resistor for R2 (Fig. 4)
Bipolar Zero Error with Fixed
50Sl Resistor for Rl (Fig. 5)
Gain Adjustment Range (Fig. 4)
Bipolar Zero Adjustment Range
REFERENCE INPUT
Input Impedance
REFERENCE OUTPUT
Voltage
Current (available for external
loads)
.
:to.25
:to.15
15k
9.90
1.5
+70
+150
+100
3
5
-12 '
-18
3
10
IS
25
0 to +5
-2.5 to +2.5
Oto+l0
-5 to +5
-10 to +10
:to. 1
:to.05
:to.25
:to.15
20k
10.00
2.5
25k
10.10
POWER DISSIPATION
---ni
3~
Specificatio",
,obJect (0 change without notice,
0
-65
-25
---
"-- .
:to.25
:to. 15
15k
9.90
1.5
Y---
-7-
+70
+150
+100
3
5
-12
-18
3
10
15
25
0 to +5
-2.5 to +2.5
0 to + 10
-5 to +5
-10 to +10
:to.l
:to.05
:to.25
:to. 1
20k
10.00
-2-.-5-
225
25k
10.10
345
°c
Vc
°c
I
mA
mA
ppm of F.S/%
ppm of F.S/%
V
V
V
V
V
% of F.S.
% of F.S.
% of F.S.
% of F.S.
Sl
V
mA
L
m'J!
~
..-.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]