OP27AZ-883C Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
Fabricante
OP27AZ-883C Datasheet PDF : 22 Pages
| |||
OP27
Data Sheet
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
VS = ±15 V, TA = 25°C, unless otherwise noted.
Table 1.
Parameter
INPUT OFFSET VOLTAGE1
LONG-TERM VOS STABILITY2, 3
INPUT OFFSET CURRENT
INPUT BIAS CURRENT
INPUT NOISE VOLTAGE3, 4
INPUT NOISE
Voltage Density3
INPUT NOISE
Current Density3
INPUT RESISTANCE
Differential Mode5
Common Mode
INPUT VOLTAGE RANGE
COMMON-MODE REJECTION RATIO
POWER SUPPLY REJECTION RATIO
LARGE SIGNAL VOLTAGE GAIN
OUTPUT VOLTAGE SWING
SLEW RATE6
GAIN BANDWIDTH PRODUCT6
OPEN-LOOP OUTPUT RESISTANCE
POWER CONSUMPTION
OFFSET ADJUSTMENT RANGE
Symbol
VOS
VOS/Time
IOS
IB
en p-p
en
in
Test Conditions
0.1 Hz to 10 Hz
fO = 10 Hz
fO = 30 Hz
fO = 1000 Hz
fO = 10 Hz
fO = 30 Hz
fO = 1000 Hz
OP27A/OP27E
OP27G
Min Typ Max Min Typ Max Unit
10
25
30
100 µV
0.2
1.0
0.4
2.0 µV/MO
7
35
12
75 nA
±10 ±40
±15 ±80 nA
0.08 0.18
0.09 0.25 µV p-p
3.5
5.5
3.8 8.0 nV/√Hz
3.1
4.5
3.3 5.6 nV/√Hz
3.0
3.8
3.2 4.5 nV/√Hz
1.7
4.0
1.7
pA/√Hz
1.0
2.3
1.0
pA/√Hz
0.4
0.6
0.4 0.6 pA/√Hz
RIN
RINCM
IVR
CMRR
PSRR
AVO
VO
SR
GBW
RO
Pd
VCM = ±11 V
VS = ±4 V to ±18 V
RL ≥ 2 kΩ, VO = ±10 V
RL ≥ 600 Ω, VO = ±10 V
RL ≥ 2 kΩ
RL ≥ 600 Ω
RL ≥ 2 kΩ
VO = 0, IO = 0
VO
RP = 10 kΩ
1.3
6
3
±11.0 ±12.3
114 126
1
10
1000 1800
800 1500
±12.0 ±13.8
±10.0 ±11.5
1.7
2.8
5.0
8.0
70
90
140
±4.0
0.7
4
2
±11.0 ±12.3
100 120
2
20
700 1500
600 1500
±11.5 ±13.5
±10.0 ±11.5
1.7
2.8
5.0
8.0
70
100 170
±4.0
MΩ
GΩ
V
dB
µV/V
V/mV
V/mV
V
V
V/µs
MHz
Ω
mW
mV
1 Input offset voltage measurements are performed approximately 0.5 seconds after application of power. A/E grades guaranteed fully warmed up.
2 Long-term input offset voltage stability refers to the average trend line of VOS vs. time over extended periods after the first 30 days of operation. Excluding the initial
hour of operation, changes in VOS during the first 30 days are typically 2.5 µV. Refer to the Typical Performance Characteristics section.
3 Sample tested.
4 See voltage noise test circuit (Figure 31).
5 Guaranteed by input bias current.
6 Guaranteed by design.
Rev. H | Page 4 of 21
Share Link: 