DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ACS8530 Ver la hoja de datos (PDF) - Semtech Corporation

Número de pieza
componentes Descripción
Fabricante
ACS8530 Datasheet PDF : 152 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ACS8530 SETS
ADVANCED COMMUNICATIONS
Table 3 Other Pins
FINAL
DATASHEET
Pin Number
Symbol
I/O
Type
Description
2
TRST
7
TMS
I
TTLD
JTAG Control Reset Input: TRST = 1 to enable JTAG Boundary Scan
mode. TRST = 0 for Boundary Scan stand-by mode, still allowing correct
device operation. If not used connect to GND or leave floating.
I
TTLU
JTAG Test Mode Select: Boundary Scan enable. Sampled on rising edge
of TCK. If not used connect to VDD or leave floating.
8
INTREQ
O
TTL/CMOS
Interrupt Request: Active High/Low software Interrupt output.
9
TCK
I
TTLD
JTAG Clock: Boundary Scan clock input. If not used connect to GND or
leave floating.
10
REFCLK
I
TTL
Reference Clock: 12.800 MHz (refer to section headed Local Oscillator
Clock).
18
SRCSW
I
TTLD
Source Switching: Force Fast Source Switching. See “Fast External
Switching Mode-SCRSW Pin” on page 16.
21
TDO
23
TDI
O
TTL/CMOS
JTAG Output: Serial test data output. Updated on falling edge of TCK. If
not used leave floating.
I
TTLU
JTAG Input: Serial test data Input. Sampled on rising edge of TCK. If not
used connect to VDD or leave floating.
24
I1
I
AMI
Input Reference 1: Composite clock 64 kHz + 8 kHz.
25
I2
I
AMI
Input Reference 2: Composite clock 64 kHz + 8 kHz.
27
TO8NEG
O
AMI
Output Reference 8: Composite clock, 64 kHz + 8 kHz negative pulse.
28
TO8POS
O
AMI
Output Reference 8: Composite clock, 64 kHz + 8 kHz positive pulse.
30
FrSync
O
TTL/CMOS
Output Reference 10: 8 kHz Frame Sync output.
31
MFrSync
O
TTL/CMOS
Output Reference 11: 2 kHz Multi-Frame Sync output.
34,
TO6POS,
O
LVDS/PECL
Output Reference 6: Programmable, default 38.88 MHz, default type
35
TO6NEG
LVDS.
36,
TO7POS,
O
PECL/LVDS
Output Reference 7: Programmable, default 19.44 MHz, default type
37
TO7NEG
PECL.
40,
I5POS,
41
I5NEG
I
LVDS/PECL
Input Reference 5: Programmable, default 19.44 MHz, default type
LVDS.
42,
I6POS,
43
I6NEG
I
PECL/LVDS
Input Reference 6: Programmable, default 19.44 MHz, default type
PECL.
45
SYNC2K
I
46
I3
I
47
I4
I
48
I7
I
51
I8
I
52
I9
I
53
I10
I
TTLD
TTLD
TTLD
TTLD
TTLD
TTLD
TTLD
External Sync input: 2 kHz, 4 kHz or 8 kHz for frame alignment.
Input Reference 3: Programmable, default 8 kHz.
Input Reference 4: Programmable, default 8 kHz.
Input Reference 7: Programmable, default 19.44 MHz.
Input Reference 8: Programmable, default 19.44 MHz.
Input Reference 9: Programmable, default 19.44 MHz.
Input Reference 10: Programmable, default 19.44 MHz.
Revision 3.02/November 2005 © Semtech Corp.
Page 6
www.semtech.com

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]