74LV240 Ver la hoja de datos (PDF) - Philips Electronics

Número de pieza

componentes Descripción

Fabricante

74LV240

Octal buffer/line driver; inverting (3-State)

Philips Electronics 

Philips Semiconductors

Octal buffer/line driver; inverting (3-State)

Product specification

74LV240

FEATURES

• Wide operating voltage: 1.0 to 5.5 V

• Optimized for low voltage applications: 1.0 to 3.6 V

• Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V

• Typical VOLP (output ground bounce) < 0.8 V at VCC = 3.3 V,

Tamb = 25°C

• Typical VOHV (output VOH undershoot) > 2 V at VCC = 3.3 V,

Tamb = 25°C

• Output capability: bus driver

• ICC category: MSI

DESCRIPTION

The 74LV240 is a low-voltage Si-gate CMOS device and is pin and

function compatible with 74HC/HCT240.

The 74LV240 is an octal inverting buffer/line driver with 3-State

outputs. The 3-State outputs are controlled by the output enable

inputs 1OE and 2OE. A HIGH on nOE causes the outputs to

assume a high impedance OFF-state. The 74LV240 is identical to

the 74LV244 but has inverting outputs.

QUICK REFERENCE DATA

GND = 0 V; Tamb = 25°C; tr = tf ≤ 2.5 ns

SYMBOL

PARAMETER

CONDITIONS

tPHL/tPLH

Propagation delay

1An to 1Yn;

2An to 2Yn

CL = 15 pF;

VCC = 3.3 V

CI

Input capacitance

CPD

Power dissipation capacitance per buffer

VCC = 3.3 V

VI = GND to VCC1

NOTE:

1. CPD is used to determine the dynamic power dissipation (PD in µW)

PD = CPD VCC2 fi )ȍ (CL VCC2 fo) where:

fi = input frequency in MHz; CL = output load capacitance in pF;

fo = output frequency in MHz; VCC = supply voltage in V;

ȍ (CL VCC2 fo) = sum of the outputs.

TYPICAL

9.0

3.5

30

UNIT

ns

pF

pF

ORDERING INFORMATION

PACKAGES

20-Pin Plastic DIL

20-Pin Plastic SO

20-Pin Plastic SSOP Type II

20-Pin Plastic TSSOP Type I

TEMPERATURE RANGE OUTSIDE NORTH AMERICA

–40°C to +125°C

74LV240 N

–40°C to +125°C

74LV240 D

–40°C to +125°C

74LV240 DB

–40°C to +125°C

74LV240 PW

NORTH AMERICA

74LV240 N

74LV240 D

74LV240 DB

74LV240PW DH

PKG. DWG. #

SOT146-1

SOT163-1

SOT339-1

SOT360-1

PIN CONFIGURATION

1OE 1

1A0 2

2Y0 3

1A1 4

2Y1 5

1A2 6

2Y2 7

1A3 8

2Y3 9

GND 10

20 VCC

19 2OE

18 1Y0

17 2A0

16 1Y1

15 2A1

14 1Y2

13 2A2

12 1Y3

11 2A3

SV00607

LOGIC SYMBOL

2 1A 0

17 2A 0

4 1A 1

15 2A 1

6 1A 2

13 2A 2

8 1A 3

11 2A 3

1 1OE

19 2OE

1Y 0 18

2Y 0 3

1Y 1 16

2Y 1 5

1Y 2 14

2Y 2 7

1Y 3 12

2Y 3 9

SV00608

1998 May 20

2

853–1923 19422

Share Link: