DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MK74CB163 Ver la hoja de datos (PDF) - Integrated Circuit Systems

Número de pieza
componentes Descripción
Fabricante
MK74CB163
ICST
Integrated Circuit Systems ICST
MK74CB163 Datasheet PDF : 5 Pages
1 2 3 4 5
PRELIMINARY INFORMATION
MK74CB163
1 to 16 PECL to CMOS Buffalo™ Clock Driver
Electrical Specifications
Parameter
Conditions
ABSOLUTE MAXIMUM RATINGS (Note 1)
Supply Voltage, VDD
Referenced to GND
Inputs
Referenced to GND
Clock Outputs
Referenced to GND
Ambient Operating Temperature
Soldering Temperature
Max of 20 seconds
Storage Temperature
DC CHARACTERISTICS (VDD = 3.3 V unless noted)
Operating Voltage, VDD
Input High Voltage, VIH (OE0, OE1 pins)
Input Low Voltage, VIL (OE0, OE1 pins)
Output High Voltage, VOH
IOH=-12mA
Output Low Voltage, VOL
IOL=12mA
Operating Supply Current, IDD, at 66.6MHz No Load
Short Circuit Current
Each output
On-Chip Pull-up Resistor
OE0, OE1
Input Capacitance (OE0, OE1)
Peak-to-Peak Input Voltage, VPP
PECL inputs
Common Mode Range, VCMR
PECL inputs
AC CHARACTERISTICS (VDD = 3.3 V unless noted)
Input Clock Frequency
Propagation Delay with load=15pF
Output Clock Rise Time
0.8 to 2.0V
Output Clock Fall Time
2.0 to 0.8V
Output Clock Rising Edge Skew
Note 2
Output Enable Time, OE high to output on
Output Disable Time, OE low to tri-state
Output Duty Cycle, Load = 15 pF at VDD/2
0-125 MHz
Output Duty Cycle, Load = 15 pF at VDD/2
125-156 MHz
Minimum
0.5
0.5
0
-65
3.0
2.0
VDD-0.5
300
VDD-1.4
0
-250
45
40
Typical
TBD
±70
250
7
0
5
5
50
50
Maximum
7
VDD+0.5
VDD+0.5
70
260
150
3.6
0.8
0.5
1000
VDD-0.6
156
250
20
20
55
60
Units
V
V
V
°C
°C
°C
V
V
V
V
V
mA
mA
k
pF
mV
V
MHz
ns
ns
ns
ps
ns
ns
%
%
Notes:
1. Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device. Prolonged exposure to levels
above the operating limits but below the Absolute Maximums may affect device reliability.
2. Between any two outputs, with equal loading, measured at VDD/2. The maximum skew between any 2 pins is 250 ps not 500 ps.
MDS 74CB163 A
3
Revision 112399
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose •CA•95126• (408)295-9800tel • www.icst.com

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]