1417H5 Ver la hoja de datos (PDF) - Agere -> LSI Corporation

Número de pieza

componentes Descripción

Fabricante

1417H5

NetLight® 1417G5 and 1417H5-Type ATM/SONET/SDH Transceivers with Clock Recovery

Agere -> LSI Corporation 

Data Sheet

January 2000

NetLight ® 1417G5 and 1417H5-Type

ATM/SONET/SDH Transceivers with Clock Recovery

Available in a small form factor, RJ-45 size, plastic package,

the 1417G5 and 1417H5-Type are high-performance, cost-

effective transceivers for ATM/SONET/SDH applications at

155 Mbits/s and 622 Mbits/s.

Features

s SONET/SDH Compliant (ITU-T G.957 Specifica-

tions)

— IR-1/S1.1, S4.1

s Small form factor, RJ-45 size, multisourced 20-pin

package

s Requires single 3.3 V power supply

s Clock recovery

s LC duplex receptacle

s Analog alarm outputs

s Uncooled 1300 nm laser transmitter with automatic

output power control

s Transmitter disable input

s Wide dynamic range receiver with InGaAs PIN

photodetector

s LVTTL signal-detect output

s Low power dissipation

s Raised ECL (PECL) logic data and clock interfaces

s Operating case temperature range: –40 °C to

+85 °C

s Agere Systems Inc. Reliability and Qualification

Program for built-in quality and reliability

Description

The 1417G5 and 1417H5 transceivers are high-

speed, cost-effective optical transceivers that are

compliant with the International Telecommunication

Union Telecommunication (ITU-T) G.957 specifica-

tions for use in ATM, SONET, and SDH applications.

The 1417G5 operates at the OC-3/STM-1 rate of

155 Mbits/s, and the 1417H5 operates at the OC-12/

STM-4 rate of 622 Mbits/s. The transceiver features

Agere Systems high-reliability optics and is pack-

aged in a narrow-width plastic housing with an LC

duplex receptacle. This receptacle fits into an RJ-45

form factor outline. The 20-pin package and pinout

conform to a multisource transceiver agreement.

The transmitter features differential PECL logic level

data inputs and a LVTTL logic level disable input. The

receiver features differential PECL logic level data

and clock outputs and a LVTTL logic level signal-

detect output.

Share Link: