DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

HIP0045 Ver la hoja de datos (PDF) - Intersil

Número de pieza
componentes Descripción
Fabricante
HIP0045 Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
HIP0045
Electrical Specifications
PARAMETER
VCC = 4.5V to 5.5V, TA = -40oC to 125oC, Unless Otherwise Specified (Continued)
SYMBOL
TEST CONDITIONS
MIN TYP
MAX UNITS
Open Load Threshold Voltage
VREF
Open Load Pull-Down Current
ISK
Over-Current Shutdown Threshold, OUT0 - 5 ISC
Short Circuit Current Limit, OUT6, 7
ILIM
Short Circuit Shutdown Delay, OUT0 - 5
tSC
Disable Fault Detection Time, Channel IN0,
tDF
IN1 After Input Switch Transition
Over-Temperature Detection Threshold
TOFF
LOGIC INPUTS (IN0, IN1, MOSI, SCK, RESET, CE)
Open Load Fault Condition, Fault Detected If
VOUT < VREF
No Load, VOUT = VBATT = 16V
VCC = 5V
VCC = 5V
0.32 x
-
VCC
20
-
0.4 x
V
VCC
100
µA
1.05
1.4
2
A
1.05
1.4
1.75
A
0.2
-
12
µs
15
-
50
µs
155
165
175
oC
Threshold Voltage at Falling Edge
Threshold Voltage at Rising Edge
Hysteresis Voltage
Input Current
Input Pull-Up Resistance
Input Capacitance
Input Frequency, IN0, IN15
Active Supply Range for Reset State
Change at RESET Pin
Low VCC Active Reset Threshold
LOGIC OUTPUT (MISO)
VT -
VT +
VH
VT+ - VT-
IIN
VIN = VCC
RIN
CIN
fIN
VHCC_RS RESET Pin Forced Reset. (Note: Normal VCC
T
Functional Operating Range is 4.0V to 5.5V)
VLCC_RST Low VCC Forced Reset, (Low Voltage Reset
Active for 0 < VCC < VLCC_RST)
0.2xVCC -
-
V
-
- 0.7xVCC V
0.65
-
-
V
-
-
+10
µA
50
80
200
k
-
-
10
pF
DC
-
2
kHz
3.1
-
5.5
V
3.1
-
4
V
Data Output LOW Voltage
Data Output HIGH Voltage
VSOL
VSOH
ISO = -3.2mA
ISO = -4mA
-
0.2
0.4
V
VCC -
-
-
V
0.4V
Output Three-State Leakage Current
Output Capacitance
ISOL
CSO
CE = High, 0V VSO VCC
fOPER = 3MHz
-10
-
+10
µA
-
-
10
pF
Serial Peripheral Interface Timing (MOSI, MISO Load Capacitor = 100pF, See Figure 1)
PARAMETER
SYMBOL
TEST CONDITION
Clock Frequency, 50% Duty Cycle
Enable Lead Time
(SCK Change Low to High after CE = Low)
fCLK
tLEAD
Enable Lag Time
(Time for SCK Low before CE goes High)
tLAG
Minimum Time SCK = High
Minimum Time SCK = Low
Data Setup Time (SCK Change from High to Low
after MOSI Data Valid)
tWSCKH
tWSCKL
tSU
Data Hold Time (MOSI Data Hold Time SCK
tH
Change from High to Low)
Enable Time from CE = Low to Data at MISO
tEN
Disable Time
tDIS
(Time for CE Low to High to Output Data Float)
MIN TYP MAX UNITS
3
-
-
MHz
100
-
-
ns
150
-
-
ns
160
-
160
-
20
-
-
ns
-
ns
-
ns
-
20
ns
-
-
100
ns
-
-
100
ns
4-4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]