DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MT6582 Ver la hoja de datos (PDF) - MediaTek Inc

Número de pieza
componentes Descripción
Fabricante
MT6582 Datasheet PDF : 51 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MT6582
HSPA+ Smartphone Application Processor
Technical Brief
Confidential A
1.1 Platform Features
General
Smartphone two MCU subsystems
architecture
SLC NAND flash and eMMC bootloader
AP MCU subsystem
Quad-core ARM® Cortex-A7 MPCoreTM
operating at 1.3 GHz
NEON multimedia processing engine
with SIMDv2 / VFPv4 ISA support
32KB L1 I-cache and 32KB L1 D-cache
512KB unified L2 cache
DVFS technology with adaptive
operating voltage from 1.05V to 1.26V
MD MCU subsystem
ARM® Cortex-R4 processor with
maximum 491.5 MHz operation
frequency
32KB I-cache, 16KB D-cache
256KB TCM (tightly-coupled memory)
DSP for running modem/voice tasks,
with maximum 240MHz operation
frequency
High-performance AXI and AHB bus
General DMA engine and dedicated
DMA channels for peripheral data
transfer
Watchdog timer for system error
recovery
Power management for clock gating
control
CONN MCU subsystem
Andes N9 processor with 32KB I-cache,
16KB D-cache
MD external interfaces
Dual SIM/USIM interface supported
Interface pins with RF and radio-related
peripherals (antenna tuner, PA, …)
External memory interface
Supports LPDDR2/3 up to 2GB
32-bit data bus width
Memory clock up to 533 MHz
Supports self-refresh/partial self-refresh
mode
Low-power operation
Programmable slew rate for memory
controller’s IO pads
Supports dual rank memory device
Advanced bandwidth arbitration control
Security
ARM® TrustZone® Security
Connectivity
USB2.0 high-speed dual mode
supporting 8 Tx and 8 Rx endpoints
NAND flash controller supporting NAND
bootable, iNAND2® and MoviNAND®
4 UARTs for external devices and
debugging interfaces
SPI master for external devices
3 I2C to control peripheral devices, e.g.
CMOS image sensor, or LCM module
I2S master output and master/slave
input for connection with optional
external hi-end audio codec
GPIOs
3 sets of memory card controller
supporting SD/SDHC/MS/MSPRO/MMC
and SDIO2.0/3.0 protocols
Operating conditions
Core voltage: 1.15V
MediaTek Confidential
© 2013 MediaTek Inc.
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
Page 6 of 51
Free Datasheet http://www.nDatasheet.com
loginid=waterworld-rd@waterworld.com.cn,time=2013-08-10 09:29:21,ip=112.90.37.152,doctitle=MT6582WG_Technical_Brief_v1.1.docx,company=Hexing_WCX

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]