AD8120 Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
Fabricante
AD8120 Datasheet PDF : 16 Pages
| |||
AD8120
Data Sheet
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
DIGITAL CONTROL INPUT CHARACTERISTICS SDO/SDA, SCK/SCL, SDI/A1, CS/A0, SER_SEL,
(SEE BELOW FOR POWER DOWN)
MODE
Input Bias Current
2
μA
Input High Voltage
2.6
V
Input Low Voltage
0.6
V
Output High Voltage
4.5
V
Output Low Voltage
0.6
V
POWER DOWN CHARACTERISTICS
PD
Input High Voltage
4.0
V
Input Low Voltage
0.6
V
SPI TIMING CHARACTERISTICS
Clock Frequency
SCK
10
MHz
CS Setup Time, t1
CS to SCK
5
ns
Clock Pulse High, t2
SCK
50
ns
Clock Pulse Low, t3
SCK
50
ns
Data Setup Time, t4
SDI to SCK
5
ns
Data Hold Time, t5
SDI to SCK
5
ns
CS Hold Time, t6
SCK to CS
5
ns
I2C TIMING CHARACTERISTICS
Clock Frequency
SCL
100
kHz
Start Setup Time, t1
Clock Pulse High, t2
SDA to SCL
SCL
10
ns
5
μs
Clock Pulse Low, t3
SCL
5
μs
Data Setup Time, t4
SDA (input) to SCL
100
ns
Data Hold Time, t5
SDA (input) to SCL
100
ns
Hold Time, t6
SCL to SDA
10
ns
POWER SUPPLY
Positive Supply Range
4.5
5.5
V
Negative Supply Range
−5.5
−4.5
V
Positive Quiescent Current
Delay = 0 ns
44
mA
Delay = 50 ns
114
mA
Powered down, PD low
4
mA
Negative Quiescent Current
Delay = 0 ns
37
mA
Delay = 50 ns
108
mA
Powered down, PD low
0.5
mA
Quiescent Current Drift
TMIN to TMAX, delay = 0 ns
0.13
mA/°C
+PSRR
TMIN to TMAX, delay = 50 ns
RL = 150 Ω, delay = 50 ns
0.36
mA/°C
56
dB
−PSRR
RL = 150 Ω, delay = 50 ns
44
dB
Rev. A | Page 4 of 16
Share Link: 