LT8584HFEPBF Ver la hoja de datos (PDF) - Linear Technology

Número de pieza

componentes Descripción

Fabricante

LT8584HFEPBF

2.5A Monolithic Active Cell Balancer with Telemetry Interface

Linear Technology 

LT8584

Pin Functions

GND (Pin1, Pin 2, Pin 3, Pin 4, Pin 17): Must be soldered

directly to local ground plane.

MODE (Pin 5): Serial Enable Pin. Connect this pin to

ground to enable serial interface for analog mux control.

Connect this pin to VIN to disable the analog mux. When

the analog mux is disabled, the OUT pin defaults to VTEMP

measurement. Do not float this pin.

RTMR (Pin 6): Serial Interface Timer Pin. Place a resistor

from this pin to ground to set the serial count duration

window, tW. See the Applications Information section for

proper resistor selection.

DIN (Pin 7): Data Input Pin. Take this pin to ground to

initiate switching if MODE pin is connected to VIN, or to

select the desired analog mux state if MODE pin is tied

to ground. This pin is designed to be directly driven from

the LTC680x family’s S pins.

OUT (Pin 8): Analog Output Pin. Connect this pin to an

accurate voltage monitor to measure a voltage propor-

tional to the internal IC temperature, VTEMP, if MODE pin

is connected to VIN, or measure the output of the internal

analog mux if MODE pin is connected to ground. In analog

mux mode, the OUT pin allows voltage monitoring of the

VCELL pin, the VSNS pin, or VTEMP. This pin is designed

to be directly connected to the LTC680x family’s C pins.

Must connect a compensation capacitor to this pin. See

the Applications Information section for proper capacitor

sizing and placement.

VIN (Pin 9): Supply Pin. Connect this pin directly to the

positive battery cell terminal. Must be bypassed with high

grade (X5R or better) ceramic capacitor placed close to

the transformer’s primary winding connection.

VCELL (Pin 10): Cell Voltage Monitor Pin. This pin provides

a Kelvin connection to the battery cell for accurate voltage

monitoring. Connect this pin directly to the positive battery

cell terminal. The recommended cell voltage is 2.5V to 5.3V.

VSNS (Pin 11): Voltage Sense Pin. Connect this pin to the

current sense resistor connected to the primary side of

the transformer. Use this pin to measure average current

discharged from battery cell (see the Block Diagram). MODE

pin must be connected to ground and the internal analog

mux must have the VSNS pin selected to use this feature.

Input current is determined as (VVCELL – VVSNS)/RSNS.

DCHRG (Pin 12): Discharge Pin. The Discharge pin can

be configured as an input or output pin. Connect MODE

pin to ground to configure DCHRG as an output pin where

DCHRG is driven to VIN during switching and driven

to ground when switching is deactivated. The output

configuration can be used to drive multiple LT8584’s or

other switching regulators in parallel, to boost discharge

capability. Connect MODE pin high to configure DCHRG as

an input. When configured as an input pin, drive DCHRG

pin to VIN to enable switching. Note in this mode that se-

rial communication is disabled and the DIN pin must be

grounded to initiate switching.

SW (Pin 13, Pin 14, Pin 15, Pin 16): Switch Pin. This

is the collector of the internal 6A NPN power switch.

Minimize the metal trace area connected to this pin to

minimize EMI. Connect the bottom side of the transformer

primary to this pin.

For more information www.linear.com/LT8584

8584fb

9

Share Link: