DM9102D
Single Chip Fast Ethernet NIC Controller
3. Features
Integrated Fast Ethernet MAC, Physical Layer and
transceiver in one chip.
128 pin LQFP with CMOS process.
+2.5/3.3V Power supply with +5V tolerant I/O.
Comply with PCI specification 2.2.
PCI bus master architecture.
PCI bus burst mode data transfer.
Two large independent transmission and receipt FIFO.
Up to 256K bytes Boot EPROM or Flash interface.
EEPROM 93C46 interface automatically supports node
ID load and configuration information.
Comply with IEEE 802.3u 100Base-TX and 802.3
10Base-T.
Comply with IEEE 802.3u auto-negotiation protocol for
automatic link type selection.
Support IEEE 802.3x Full Duplex Flow Control.
VLAN frame length support.
IP/TCP/UDP checksum generation and checking.
Zero copy supporting.
Comply with ACPI and PCI Bus Power Management.
Support the MII (Media Independent Interface) for an
external PHY.
Support Wake-On-LAN function and remote wake-up
(Magic packet, Link Change and Microsoft® wake-up
frame).
Support 4 Wake-On-LAN (WOL) signals (active high
pulse, active low pulse, active high, active low.)
High performance 100Mbps clock generator and data
recovery circuit.
Digital clock recovery circuit, using advanced digital
algorithm to reduce jitter.
Adaptive equalization circuit and Baseline wandering
restoration circuit for 100Mbps receiver.
Provides Loopback mode for easy system diagnostics.
Support HP Auto-MDIX.
Low power consumption modes:
- Power reduced mode (cable detection)
- Power down mode
- Selectable TX drivers for 1:1 or 1.25:1 transformers for
additional power reduction. (1.25:1 transformers for
Non Auto-MDIX only).
4
Final
Version: DM9102D-DS-F01
May 10, 2006