M24164-MN1T Ver la hoja de datos (PDF) - STMicroelectronics

Número de pieza

componentes Descripción

Fabricante

M24164-MN1T

16 Kbit Serial I²C Bus EEPROM with 1 Inverting and 2 Non-Inverting Chip Enable Lines

STMicroelectronics 

Figure 10. Read Mode Sequences

CURRENT

ADDRESS

READ

ACK

NO ACK

DEV SEL

DATA OUT

R/W

M24164

RANDOM

ADDRESS

READ

ACK

ACK

ACK

NO ACK

DEV SEL *

BYTE ADDR

DEV SEL *

DATA OUT

R/W

R/W

SEQUENTIAL

CURRENT

READ

SEQUENTIAL

RANDOM

READ

ACK

ACK

DEV SEL

DATA OUT 1

R/W

ACK

NO ACK

DATA OUT N

ACK

ACK

ACK

ACK

DEV SEL *

BYTE ADDR

DEV SEL *

DATA OUT 1

R/W

R/W

ACK

NO ACK

DATA OUT N

AI01942

Note: 1. The seven most significant bits of the Device Select Code of a Random Read (in the 1st and 3rd bytes) must be identical.

Read Operations

Read operations are performed independently of

the state of the Write Control (WC) signal.

Random Address Read

A dummy Write is performed to load the address

into the address counter (as shown in Figure 10)

but without sending a Stop condition. Then, the

bus master sends another Start condition, and re-

peats the Device Select Code, with the RW bit set

to 1. The device acknowledges this, and outputs

the contents of the addressed byte. The bus mas-

ter must not acknowledge the byte, and terminates

the transfer with a Stop condition.

Current Address Read

The device has an internal address counter which

is incremented each time a byte is read. For the

Current Address Read operation, following a Start

condition, the bus master only sends a Device Se-

lect Code with the RW bit set to 1. The device ac-

knowledges this, and outputs the byte addressed

by the internal address counter. The counter is

then incremented. The bus master terminates the

9/21

Share Link: