TSC87C52-33CHB Ver la hoja de datos (PDF) - Temic Semiconductors
Número de pieza
componentes Descripción
Fabricante
TSC87C52-33CHB Datasheet PDF : 24 Pages
| |||
TSC87C52
Programmable Clock Output
A 50% duty cycle clock can be programmed to come out on P1.0. This pin, besides being a regular I/O pin, has two
alternate functions. It can be programmed to input external clock for Timer/Counter 2 or to output a 50% duty cycle
clock from frequency fosc/218 to frequency fosc/4 (61 Hz to 4 MHz at a 16 MHz operating frequency).
The clock–out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers
RCAP2H and RCAP2L as shown in this equation:
Oscillator frequency
Clock–Out frequency=
4 ⋅ (65536 – RCAP2H,RCAP2L)
To configure the Timer/Counter 2 as a clock generator, bit C/T2 in T2CON (bit location 1) must be cleared and bit T2OE
must be set. Bit TR2 in T2CON starts and stops the timer (see Figure 7). T2OE is located in T2MOD at bit location
1 (see Table 5).
In the clock–out mode, Timer 2 roll–overs will not generate an interrupt. This is similar to when Timer 2 is used as
a baud–rate generator. It is possible to use Timer 2 as a baud–rate generator and as clock generator simultaneously.
Note however, that the baud–rate and clock–out frequencies can not be determined independently from one another
since they both use RCAP2H and RCAP2L.
OSC
÷2
TL2 TH2
(8–bit) (8–bit)
C/T2
TR2
OVERFLOW
RCAP2L RCAP2H
(8–bit) (8–bit)
T2
÷2
T2EX
EXEN2
T2OE
EXF2
TIMER 2
INTERRUPT
Figure 7 Timer 2 Clock–Out Mode
Table 5 T2MOD – Timer 2 Control Register (C9h)
7
6
5
4
3
2
–
–
–
–
–
–
Symbol
–
T2OE
DCEN
Description
Reserved
Do not write 1 in these bits.
Timer 2 Output Enable bit
Set to program P1.0/T2 as clock output.
Clear to program P1.0/T2 as clock input or I/O port.
Decrement Enable bit
Set to enable Timer 2 as up/down counter.
Clear to disable Timer 2 as up/down counter.
The reset value of T2MOD is XXXX XX00b.
10
Preliminary
1
T2OE
0
DCEN
MATRA MHS
Rev. C – 10 Sept 1997
Share Link: 