TRC101 Ver la hoja de datos (PDF) - RF Monolithics, Inc
Número de pieza
componentes Descripción
Fabricante
TRC101 Datasheet PDF : 33 Pages
| |||
1. Pin Configuration
SDI
SCK
nCS
SDO
IRQ
DATA/nFSEL
CR/FINT/FCAP
CLKOUT
1.1 Pin Descriptions
TOP VIEW
1
16
2
15
3
14
4 TRC101 13
5
12
6
11
7
10
8
9
nINT/DDET
RSSIA
VDD
RF_N
RF_P
GND
RESET
Xtal/Ref
Pin Name
1 SDI
2 SCK
3 nCS
4 SDO
5 nIRQ
Description
SPI Data In
SPI Data Clock
Chip Select Input – Selects the chip for an SPI data transaction. The pin must be pulled ‘low’ for a 16-
bit read or write function. See Figure 6 for timing specifications.
SPI Data Out
Interrupt Request Output - The receiver will generate an active low interrupt request for the
microcontroller on the following events:
· The TX register is ready to receive the next byte
· The FIFO has received the preprogrammed amount of bits
· Power-on reset
· FIFO overflow/TX register underrun
· Wake-up timer timeout
· Negative pulse on the interrupt input pin nINT
· Supply voltage below the preprogrammed value is detected
6 Data/nFSel
Data In – When the internal TX register is not used, this pin may be used to manually modulate data
from an external host processor. If the internal TX register is enabled, this pin must be tied to GND.
Data Out – When the internal FIFO is not used this pin is used in conjunction with pin 7 (Recovered
Clock) to receive data.
FIFO Select – When reading the FIFO, this pin selects the FIFO and the first bit appears on the next
clock. Use this pin in conjunction with Pin 7.
7
CR/FINT/FCAP Recovered Clock Output – When the digital filter is used (Baseband Filter Register, Bit [4]) and FIFO
disabled (Configuration Register, Bit [6]), this pin provides the recovered clock from the incoming data.
FIFO INT – When the internal FIFO is enabled (Configuration Register, Bit [6]), this pin acts as a FIFO
Fill interrupt indicating that the FIFO has filled to its pre-programmed limit (FIFO Configuration Register,
Bit [7..4]).
External Data Filter Capacitor – When the Analog filter is used (Baseband Filter Register, Bit [4]), this
pin is the raw baseband data that may be used by a host processor for data recovery. The external
capacitor forms a simple lowpass filter with an internal 10KOhm series resistor. The capacitor value
may be chosen for a Max data rate up to 256kbps.
8 ClkOut
Optional host processor Clock Output
9 Xtal/Ref
Xtal - Connects to a 10MHz series crystal or an external oscillator reference. The circuit contains an
integrated load capacitor (See Configuration Register) in order to minimize the external component
count. The crystal is used as the reference for the PLL, which generates the local oscillator frequency.
The accuracy requirements for production tolerance, temperature drift and aging can be determined
from the maximum allowable local oscillator frequency error. Whenever a low frequency error is
essential for the application, it is possible to “pull” the crystal to the accurate frequency by changing the
load capacitor value.
Ext Ref – An external reference, such as an oscillator, may be connected as a reference source.
Connect through a .01uF capacitor.
10 nRESET
Reset Output with internal pull-up
11 GND
System Ground
12 RF_P
RF Diff I/O
13 RF_N
RF Diff I/O
14 VDD
Supply Voltage
15 RSSIA
Analog RSSI Output – The Analog RSSI can be used to determine the actual signal strength. The
response and settling time depends on an external filter capacitor. Typically, a 1000pF capacitor will
provide optimum response time for most applications.
16 nINT/DDet
nINT – This pin may be configured as an active low external interrupt to the chip. When a logic ‘0’ is
applied to this pin, it causes the nIRQ pin (5) to toggle, signaling an interrupt to an external processor.
Reading the first four (4) bits of the status register tells the source of the interrupt. This pin may be used
as a wake-up event from sleep.
Valid Data Detector Output– This pin may be configured to indicate Valid Data when the synchronous
pattern recognition circuit indicates potentially real incoming data.
3
Share Link: 