DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

TC3405 Ver la hoja de datos (PDF) - Microchip Technology

Número de pieza
componentes Descripción
Fabricante
TC3405 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
TC3405
TC3405 DC ELECTRICAL SPECIFICATIONS (CONTINUED)
Electrical Characteristics: TA = 25°C and VDD = 2.7V, unless otherwise specified. Boldface type specifications apply for
temperatures of 0°C to 85°C. VREF = 1.25V, Internal Clock Frequency = 520kHz.
Symbol
Parameter
Min
Typ
Max
Unit
Test Conditions
SCLK, A0 A1, ENABLE
VIL
Input Low Voltage
VIH
ILEAK
Input High Voltage
Leakage Current
SDAT, RESET
0.7 x VDD
VOL
VOH
VDDMIN
Output Low Voltage
Output High Voltage (SDAT)
Minimum VDD for PFO, RESET Valid
0.9 x VDD
VTH, PFI
VCCPFI
PFI Input Voltage Range
0
VTH, PFI Input Current
-0.1
VTHR
Threshold (VTH, PFI)
Threshold Hysteresis
Threshold Tempco
Note 1: Differential input voltage defined as (VIN+ – VIN-).
2: Resistance from INn+ to INn- or INn to GND.
3: @ VDD = 1.8V, ISOURCE 200µA.
1
1.1
.01
1.23
30
30
0.3 x
V
VDD
V
µA
0.4
V
IOL = 1.5mA
V
ISOURCE = 400µA (Note 3)
1.3
µA
VDD
V
0.1
µA
V
mV
ppm/°C
TC3405 AC ELECTRICAL SPECIFICATIONS
Electrical Characteristics: TA = 25°C and VDD = 2.7V, unless otherwise specified. Boldface type specifications apply for
temperatures of 0°C to 85°C. VREF = 1.25V, Internal Clock Frequency = 520kHz.
Symbol
Parameter
Min
Typ
Max Unit
Test Conditions
t1
Resolution Reduction Clock Width
1
µsec Width of SCLK (Negative)
t2
Resolution Reduction Clock Width
1
µsec Width of SCLK (Positive)
t3
Conversion Time (15-bit Plus Sign) —
125
msec 16-bit Conversion, TA = 25°C (Note 1)
Conversion Time (14-bit Plus Sign) —
t3/2.0
msec 15-bit Conversion
Conversion Time (13-bit Plus Sign) —
t3/4.0
msec 14-bit Conversion
Conversion Time (12-bit Plus Sign) —
t3/7.8
msec 13-bit Conversion
Conversion Time (11-bit Plus Sign) —
t3/15.1
msec 12-bit Conversion
Conversion Time (10-bit Plus Sign) —
t3/28.6
msec 11-bit Conversion
Conversion Time (9-bit Plus Sign)
t3/51.4
msec 10-bit Conversion
t4
Resolution Reduction Window
t3/85.7
msec Width of SCLK
t5
SCLK to Data Valid
1000
nsec SCLK Falling Edge to SDAT Valid
t6
Address Setup
0
nsec Address Valid to SCLK
t7
Address Hold
1000
nsec SCLK to Address Valid Hold
t8
Acknowledge Delay
1000 nsec SCLK to SDAT Delay
t9
RESET Active Time-out Period
t3*2
msec Delay from POR or Brown-out
Recovery to RESET = VOH
t11
RESET Delay
5
64
µsec Delay VTH Falling at 10V/msec to
RESET Low
Note 1: Nominal temperature drift is -2830ppm/C° for temperature less than 25°C and -1340ppm/°C for temperatures
greater than 25°C.
DS21414B-page 4
© 2002 Microchip Technology Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]