SAA1101 Ver la hoja de datos (PDF) - Philips Electronics
Número de pieza
componentes Descripción
Fabricante
SAA1101 Datasheet PDF : 18 Pages
| |||
Philips Semiconductors
Universal sync generator (USG)
Product specification
SAA1101
LOCK WITH HORIZONTAL AND VERTICAL SIGNALS
(slow lock modes only)
It is possible to use horizontal and vertical signals instead of composite sync signals. The connections in this situation
are: the external horizontal signal is connected to the ECS input (pin 11) and the vertical signal to the RR input (pin 12).
The HIGH time of the horizontal pulse must be less than 14.4 µs, otherwise it will be detected as being a vertical pulse
and will corrupt the vertical slow lock system.
Selection of Clock Frequency
The clock frequency is selected using the CS0 and CS1 inputs as illustrated below.
CS0
0
0
1
1
CS1
0
1
0
1
FREQUENCY
160fH
160fH
960fH
1440fH
625 LINES
2.5
5
15
22.5
525 LINES
2.517482
5.034964
15.104893
22.657340
UNITS
MHz
MHz
MHz
MHz
Where the horizontal frequency, fH = 15.625 kHz for 625 lines and 15.734264 kHz for 525 lines.
Oscillators
The subcarrier oscillator has FSI as its input and FSO as its output. It is always used as a crystal oscillator with a series
resonance crystal with parallel load capacitor. The maximum frequency, fmax = 5 MHz and the load capacitor,
CL = 10 < CL < 35 pF.
The clock oscillator has OSCI as its input and OSCO as its output. It can be used with an LC oscillator or a series
resonance crystal with parallel load capacitor (Fig.4). The maximum frequency, fmax = 24 MHz and the load capacitor,
CL = 10 < CL < 35 pF.
Selection of 625/525 (standard; interlaced mode) or 624/524 lines (non-interlaced mode)
Selection is achieved using the NORM input. When NORM = 0, 625/525 (standard) lines are selected;
when NORM = 1, 624/524 line are selected.
Output Dimensions
All push-pull outputs: standard output 2 mA.
White measurement pulse, WMP: 3-state output 2 mA.
Phase detector, PH: 3-state output 2 mA.
January 1990
7
Share Link: 