DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

RMBA09501 Ver la hoja de datos (PDF) - Fairchild Semiconductor

Número de pieza
componentes Descripción
Fabricante
RMBA09501
Fairchild
Fairchild Semiconductor Fairchild
RMBA09501 Datasheet PDF : 7 Pages
1 2 3 4 5 6 7
Application Information
CAUTION: THIS IS AN ESD SENSITIVE DEVICE
The following describes a procedure for evaluating the RMBA09501, a monolithic high efficiency power amplifier, in a
surface mount package, designed for use as a driver stage for Cellular Base stations, or as the final output stage for Micro-
and Pico-Cell base stations. Figure 1 shows the package outline and the pin designations. Figure 2 shows the functional
block diagram of the packaged product. The RMBA09501 requires external passive components for DC bias and RF input
and output matching circuits as shown in Figure 3 and the Part List. A recommended schematic circuit is shown in Figure
3. The gate biases for the two stages of the amplifier may be set by simple resistive voltage dividers. Figure 4 shows a typical
layout of an evaluation board, corresponding to the schematic circuits of Figure 3. The following designations should be
noted:
(1) Pin designations are as shown in Figure 2.
(2) Vg1 and Vg2 are the Gate Voltages (negative) applied at the pins of the package.
(3) Vgg1 and Vgg2 are the negative supply voltages at the evaluation board terminals.
(4) Vd1 and Vd2 are the Drain Voltages (positive) applied at the pins of the package.
(5) Vdd1 and Vdd2 are the positive supply voltages at the evaluation board terminals.
Note: The 2 terminals of Vdd1 and Vdd2 may be tied together. The base of the package must be soldered on to a heat sink
for proper operation.
Top View
0.200 SQ.
654
Bottom View
456
7
0.030
8
9
3
0.015
3
2
2
1
1
0.020
0.011
10 11 12
7
8
9
12 11 10
0.041
0.010
Plastic Lid
0.230
0.246
0.282
Dimensions in inches
0.075 MAX
Side Section
Pin
Description
1
RF Out & Vd2
2
RF Out & Vd2
3
RF Out & Vd2
4
AC Ground (g2)
5
GND
6
AC Ground (g1)
7
GND
8
RF Input
9
GND
10
Vd1
11
Vg2
12
Vg1
13
GND (Metal Base)
Figure 1. Package Outline and Pin Designations
©2004 Fairchild Semiconductor Corporation
RMBA09501 Rev. C

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]