QL2003-0PL84C Ver la hoja de datos (PDF) - Unspecified

Número de pieza

componentes Descripción

Fabricante

QL2003-0PL84C

3.3V and 5.0V pASIC® 2 FPGA Combining Speed, Density, Low Cost and Flexibility

Unspecified 

QL2003

PRODUCT

SUMMARY

FEATURES

The QL2003 is a 3,000 usable ASIC gate, 5,000 usable PLD gate member of

the pASIC 2 family of FPGAs. pASIC 2 FPGAs employ a unique

combination of architecture, technology, and software tools to provide high

speed, high usable density, low price, and flexibility in the same devices.

The flexibility and speed make pASIC 2 devices an efficient and high

performance silicon solution for designs described using HDLs such as

Verilog and VHDL, as well as schematics.

The QL2003 contains 192 logic cells. With 118 maximum I/Os, the

QL2003 is available in 84-PLCC, 100-pin TQFP and 144-pin TQFP

packages.

Software support for the complete pASIC families, including the QL2003, is

available through three basic packages. The turnkey QuickWorks® package

provides the most complete FPGA software solution from design entry to

logic synthesis (by Synplicity, Inc.), to place and route, to simulation. The

QuickToolsTM and QuickChipTM packages provide a solution for designers

who use Cadence, Mentor, Synopsys, Viewlogic, Veribest, or other third-

party tools for design entry, synthesis, or simulation.

Total of 118 I/O Pins

- 110 bidirectional input/output pins, PCI-compliant at 5.0V

in -1/-2 speed grades

- 4 high-drive input-only pins

- 4 high-drive input/distributed network pins

Four Low-Skew (less than 0.5ns) Distributed Networks

- Two array networks available to logic cell flip-flop clock, set, and

reset - each driven by an input-only pin

- Two global clock/control networks available to F1 logic input, and

logic cell flip-flop clock, set, reset; input and I/O register clock, reset,

enable; and output enable controls - each driven by an input-only pin,

or any input or I/O pin, or any logic cell output or I/O cell feedback

High Performance

- Input + logic cell + output delays under 6 ns

- Datapath speeds exceeding 225 MHz

- Counter speeds over 200 MHz

3-6

Share Link: